goflexhome.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2013 Suriyan Ramasami <suriyan.r@gmail.com>
  4. *
  5. * Based on dockstar.c originally written by
  6. * Copyright (C) 2010 Eric C. Cooper <ecc@cmu.edu>
  7. *
  8. * Based on sheevaplug.c originally written by
  9. * Prafulla Wadaskar <prafulla@marvell.com>
  10. * (C) Copyright 2009
  11. * Marvell Semiconductor <www.marvell.com>
  12. */
  13. #include <common.h>
  14. #include <bootstage.h>
  15. #include <init.h>
  16. #include <miiphy.h>
  17. #include <net.h>
  18. #include <asm/global_data.h>
  19. #include <asm/mach-types.h>
  20. #include <asm/arch/soc.h>
  21. #include <asm/arch/mpp.h>
  22. #include <asm/arch/cpu.h>
  23. #include <asm/io.h>
  24. DECLARE_GLOBAL_DATA_PTR;
  25. int board_early_init_f(void)
  26. {
  27. /* Multi-Purpose Pins Functionality configuration */
  28. static const u32 kwmpp_config[] = {
  29. MPP0_NF_IO2,
  30. MPP1_NF_IO3,
  31. MPP2_NF_IO4,
  32. MPP3_NF_IO5,
  33. MPP4_NF_IO6,
  34. MPP5_NF_IO7,
  35. MPP6_SYSRST_OUTn,
  36. MPP7_GPO,
  37. MPP8_UART0_RTS,
  38. MPP9_UART0_CTS,
  39. MPP10_UART0_TXD,
  40. MPP11_UART0_RXD,
  41. MPP12_SD_CLK,
  42. MPP13_SD_CMD,
  43. MPP14_SD_D0,
  44. MPP15_SD_D1,
  45. MPP16_SD_D2,
  46. MPP17_SD_D3,
  47. MPP18_NF_IO0,
  48. MPP19_NF_IO1,
  49. MPP20_GPIO,
  50. MPP21_GPIO,
  51. MPP22_GPIO,
  52. MPP23_GPIO,
  53. MPP24_GPIO,
  54. MPP25_GPIO,
  55. MPP26_GPIO,
  56. MPP27_GPIO,
  57. MPP28_GPIO,
  58. MPP29_TSMP9,
  59. MPP30_GPIO,
  60. MPP31_GPIO,
  61. MPP32_GPIO,
  62. MPP33_GPIO,
  63. MPP34_GPIO,
  64. MPP35_GPIO,
  65. MPP36_GPIO,
  66. MPP37_GPIO,
  67. MPP38_GPIO,
  68. MPP39_GPIO,
  69. MPP40_GPIO,
  70. MPP41_GPIO,
  71. MPP42_GPIO,
  72. MPP43_GPIO,
  73. MPP44_GPIO,
  74. MPP45_GPIO,
  75. MPP46_GPIO,
  76. MPP47_GPIO,
  77. MPP48_GPIO,
  78. MPP49_GPIO,
  79. 0
  80. };
  81. /*
  82. * default gpio configuration
  83. * There are maximum 64 gpios controlled through 2 sets of registers
  84. * the below configuration configures mainly initial LED status
  85. */
  86. mvebu_config_gpio(GOFLEXHOME_OE_VAL_LOW,
  87. GOFLEXHOME_OE_VAL_HIGH,
  88. GOFLEXHOME_OE_LOW, GOFLEXHOME_OE_HIGH);
  89. kirkwood_mpp_conf(kwmpp_config, NULL);
  90. return 0;
  91. }
  92. int board_init(void)
  93. {
  94. /*
  95. * arch number of board
  96. */
  97. gd->bd->bi_arch_number = MACH_TYPE_GOFLEXHOME;
  98. /* address of boot parameters */
  99. gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
  100. return 0;
  101. }
  102. #ifdef CONFIG_RESET_PHY_R
  103. /* Configure and enable MV88E1116 PHY */
  104. void reset_phy(void)
  105. {
  106. u16 reg;
  107. u16 devadr;
  108. char *name = "egiga0";
  109. if (miiphy_set_current_dev(name))
  110. return;
  111. /* command to read PHY dev address */
  112. if (miiphy_read(name, 0xEE, 0xEE, (u16 *)&devadr)) {
  113. printf("Err..%s could not read PHY dev address\n",
  114. __func__);
  115. return;
  116. }
  117. /*
  118. * Enable RGMII delay on Tx and Rx for CPU port
  119. * Ref: sec 4.7.2 of chip datasheet
  120. */
  121. miiphy_write(name, devadr, MV88E1116_PGADR_REG, 2);
  122. miiphy_read(name, devadr, MV88E1116_MAC_CTRL_REG, &reg);
  123. reg |= (MV88E1116_RGMII_RXTM_CTRL | MV88E1116_RGMII_TXTM_CTRL);
  124. miiphy_write(name, devadr, MV88E1116_MAC_CTRL_REG, reg);
  125. miiphy_write(name, devadr, MV88E1116_PGADR_REG, 0);
  126. /* reset the phy */
  127. miiphy_reset(name, devadr);
  128. printf("88E1116 Initialized on %s\n", name);
  129. }
  130. #endif /* CONFIG_RESET_PHY_R */
  131. #if CONFIG_IS_ENABLED(BOOTSTAGE)
  132. #define GREEN_LED (1 << 14)
  133. #define ORANGE_LED (1 << 15)
  134. #define BOTH_LEDS (GREEN_LED | ORANGE_LED)
  135. #define NEITHER_LED 0
  136. static void set_leds(u32 leds, u32 blinking)
  137. {
  138. struct kwgpio_registers *r;
  139. u32 oe;
  140. u32 bl;
  141. r = (struct kwgpio_registers *)MVEBU_GPIO1_BASE;
  142. oe = readl(&r->oe) | BOTH_LEDS;
  143. writel(oe & ~leds, &r->oe); /* active low */
  144. bl = readl(&r->blink_en) & ~BOTH_LEDS;
  145. writel(bl | blinking, &r->blink_en);
  146. }
  147. void show_boot_progress(int val)
  148. {
  149. switch (val) {
  150. case BOOTSTAGE_ID_RUN_OS: /* booting Linux */
  151. set_leds(BOTH_LEDS, NEITHER_LED);
  152. break;
  153. case BOOTSTAGE_ID_NET_ETH_START: /* Ethernet initialization */
  154. set_leds(GREEN_LED, GREEN_LED);
  155. break;
  156. default:
  157. if (val < 0) /* error */
  158. set_leds(ORANGE_LED, ORANGE_LED);
  159. break;
  160. }
  161. }
  162. #endif