123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145 |
- /*
- * DO NOT EDIT THIS FILE
- * This file is under version control at
- * svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/
- * and can be replaced with that version at any time
- * DO NOT EDIT THIS FILE
- *
- * Copyright 2004-2011 Analog Devices Inc.
- * Licensed under the ADI BSD license.
- * https://docs.blackfin.uclinux.org/doku.php?id=adi_bsd
- */
- /* This file should be up to date with:
- * - Revision A, 02/18/2011; ADSP-BF504/BF504F/BF506F Blackfin Processor Anomaly List
- */
- #if __SILICON_REVISION__ < 0
- # error will not work on BF506 silicon version
- #endif
- #ifndef _MACH_ANOMALY_H_
- #define _MACH_ANOMALY_H_
- /* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */
- #define ANOMALY_05000074 (1)
- /* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */
- #define ANOMALY_05000119 (1)
- /* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */
- #define ANOMALY_05000122 (1)
- /* False Hardware Error from an Access in the Shadow of a Conditional Branch */
- #define ANOMALY_05000245 (1)
- /* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */
- #define ANOMALY_05000254 (1)
- /* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */
- #define ANOMALY_05000265 (1)
- /* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */
- #define ANOMALY_05000310 (1)
- /* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */
- #define ANOMALY_05000366 (1)
- /* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */
- #define ANOMALY_05000426 (1)
- /* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */
- #define ANOMALY_05000443 (1)
- /* UART IrDA Receiver Fails on Extended Bit Pulses */
- #define ANOMALY_05000447 (1)
- /* False Hardware Error when RETI Points to Invalid Memory */
- #define ANOMALY_05000461 (1)
- /* PLL Latches Incorrect Settings During Reset */
- #define ANOMALY_05000469 (1)
- /* Incorrect Default MSEL Value in PLL_CTL */
- #define ANOMALY_05000472 (1)
- /* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN > 15 */
- #define ANOMALY_05000473 (1)
- /* SPORT0 Data Transmit Error in Multi-Channel Mode with Internal Clock */
- #define ANOMALY_05000476 (1)
- /* TESTSET Instruction Cannot Be Interrupted */
- #define ANOMALY_05000477 (1)
- /* Disabling ACM During an Ongoing Transfer Can Lead to Undefined ACM Behavior */
- #define ANOMALY_05000478 (1)
- /* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */
- #define ANOMALY_05000481 (1)
- /* TWI Vbus Minimum Specification Can Be Violated under Certain Conditions */
- #define ANOMALY_05000486 (1)
- /* SPI Master Boot Can Fail Under Certain Conditions */
- #define ANOMALY_05000490 (1)
- /* Instruction Memory Stalls Can Cause IFLUSH to Fail */
- #define ANOMALY_05000491 (1)
- /* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */
- #define ANOMALY_05000494 (1)
- /* Maximum Idd-deepsleep Specifications Can Be Exceeded under Certain Conditions */
- #define ANOMALY_05000495 (1)
- /* CNT_COMMAND Functionality Depends on CNT_IMASK Configuration */
- #define ANOMALY_05000498 (1)
- /* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */
- #define ANOMALY_05000501 (1)
- /* Anomalies that don't exist on this proc */
- #define ANOMALY_05000099 (0)
- #define ANOMALY_05000120 (0)
- #define ANOMALY_05000125 (0)
- #define ANOMALY_05000149 (0)
- #define ANOMALY_05000158 (0)
- #define ANOMALY_05000171 (0)
- #define ANOMALY_05000179 (0)
- #define ANOMALY_05000182 (0)
- #define ANOMALY_05000183 (0)
- #define ANOMALY_05000189 (0)
- #define ANOMALY_05000198 (0)
- #define ANOMALY_05000202 (0)
- #define ANOMALY_05000215 (0)
- #define ANOMALY_05000219 (0)
- #define ANOMALY_05000220 (0)
- #define ANOMALY_05000227 (0)
- #define ANOMALY_05000230 (0)
- #define ANOMALY_05000231 (0)
- #define ANOMALY_05000233 (0)
- #define ANOMALY_05000234 (0)
- #define ANOMALY_05000242 (0)
- #define ANOMALY_05000244 (0)
- #define ANOMALY_05000248 (0)
- #define ANOMALY_05000250 (0)
- #define ANOMALY_05000257 (0)
- #define ANOMALY_05000261 (0)
- #define ANOMALY_05000263 (0)
- #define ANOMALY_05000266 (0)
- #define ANOMALY_05000273 (0)
- #define ANOMALY_05000274 (0)
- #define ANOMALY_05000278 (0)
- #define ANOMALY_05000281 (0)
- #define ANOMALY_05000283 (0)
- #define ANOMALY_05000285 (0)
- #define ANOMALY_05000287 (0)
- #define ANOMALY_05000301 (0)
- #define ANOMALY_05000305 (0)
- #define ANOMALY_05000307 (0)
- #define ANOMALY_05000311 (0)
- #define ANOMALY_05000312 (0)
- #define ANOMALY_05000315 (0)
- #define ANOMALY_05000323 (0)
- #define ANOMALY_05000353 (0)
- #define ANOMALY_05000357 (0)
- #define ANOMALY_05000362 (1)
- #define ANOMALY_05000363 (0)
- #define ANOMALY_05000364 (0)
- #define ANOMALY_05000371 (0)
- #define ANOMALY_05000380 (0)
- #define ANOMALY_05000383 (0)
- #define ANOMALY_05000386 (0)
- #define ANOMALY_05000389 (0)
- #define ANOMALY_05000400 (0)
- #define ANOMALY_05000402 (0)
- #define ANOMALY_05000412 (0)
- #define ANOMALY_05000432 (0)
- #define ANOMALY_05000440 (0)
- #define ANOMALY_05000448 (0)
- #define ANOMALY_05000456 (0)
- #define ANOMALY_05000450 (0)
- #define ANOMALY_05000465 (0)
- #define ANOMALY_05000467 (0)
- #define ANOMALY_05000474 (0)
- #define ANOMALY_05000475 (0)
- #define ANOMALY_05000480 (0)
- #define ANOMALY_05000485 (0)
- #endif
|