123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2022-2023 StarFive Technology Co., Ltd.
- * Author: yanhong <yanhong.wang@starfivetech.com>
- *
- */
- #include <common.h>
- #include <asm/io.h>
- #include <asm/arch/jh7110-regs.h>
- #include <cpu_func.h>
- #include <dm/uclass.h>
- #include <dm/device.h>
- #include <env.h>
- #include <inttypes.h>
- #include <misc.h>
- #include <linux/bitops.h>
- #include <asm/arch/gpio.h>
- #include <bmp_logo.h>
- #include <video.h>
- #include <splash.h>
- enum chip_type_t {
- CHIP_A = 0,
- CHIP_B,
- CHIP_MAX,
- };
- enum cpu_voltage_type_t {
- CPU_VOL_1020 = 0xef0,
- CPU_VOL_1040 = 0xfff,
- CPU_VOL_1060 = 0xff0,
- CPU_VOL_1000 = 0x8f0,
- };
- #define CPU_VOL_MASK 0xfff
- #define SYS_CLOCK_ENABLE(clk) \
- setbits_le32(SYS_CRG_BASE + clk, CLK_ENABLE_MASK)
- #define CPU_VOL_BINNING_OFFSET 0x7fc
- static void sys_reset_clear(ulong assert, ulong status, u32 rst)
- {
- u32 value;
- clrbits_le32(SYS_CRG_BASE + assert, BIT(rst));
- do {
- value = in_le32(SYS_CRG_BASE + status);
- } while ((value & BIT(rst)) != BIT(rst));
- }
- static void jh7110_timer_init(void)
- {
- SYS_CLOCK_ENABLE(TIMER_CLK_APB_SHIFT);
- SYS_CLOCK_ENABLE(TIMER_CLK_TIMER0_SHIFT);
- SYS_CLOCK_ENABLE(TIMER_CLK_TIMER1_SHIFT);
- SYS_CLOCK_ENABLE(TIMER_CLK_TIMER2_SHIFT);
- SYS_CLOCK_ENABLE(TIMER_CLK_TIMER3_SHIFT);
- sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
- SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_APB_SHIFT);
- sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
- SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER0_SHIFT);
- sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
- SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER1_SHIFT);
- sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
- SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER2_SHIFT);
- sys_reset_clear(SYS_CRG_RESET_ASSERT3_SHIFT,
- SYS_CRG_RESET_STATUS3_SHIFT, TIMER_RSTN_TIMER3_SHIFT);
- }
- static void jh7110_gmac_sel_tx_to_rgmii(int id)
- {
- switch (id) {
- case 0:
- clrsetbits_le32(AON_CRG_BASE + GMAC5_0_CLK_TX_SHIFT,
- GMAC5_0_CLK_TX_MASK,
- BIT(GMAC5_0_CLK_TX_BIT) & GMAC5_0_CLK_TX_MASK);
- break;
- case 1:
- clrsetbits_le32(SYS_CRG_BASE + GMAC5_1_CLK_TX_SHIFT,
- GMAC5_1_CLK_TX_MASK,
- BIT(GMAC5_1_CLK_TX_BIT) & GMAC5_1_CLK_TX_MASK);
- break;
- default:
- break;
- }
- }
- static void jh7110_gmac_io_pad(int id)
- {
- u32 cap = BIT(0); /* 2.5V */
- switch (id) {
- case 0:
- /* Improved GMAC0 TX I/O PAD capability */
- clrsetbits_le32(AON_IOMUX_BASE + 0x78, 0x3, cap & 0x3);
- clrsetbits_le32(AON_IOMUX_BASE + 0x7c, 0x3, cap & 0x3);
- clrsetbits_le32(AON_IOMUX_BASE + 0x80, 0x3, cap & 0x3);
- clrsetbits_le32(AON_IOMUX_BASE + 0x84, 0x3, cap & 0x3);
- clrsetbits_le32(AON_IOMUX_BASE + 0x88, 0x3, cap & 0x3);
- break;
- case 1:
- /* Improved GMAC1 TX I/O PAD capability */
- clrsetbits_le32(SYS_IOMUX_BASE + 0x26c, 0x3, cap & 0x3);
- clrsetbits_le32(SYS_IOMUX_BASE + 0x270, 0x3, cap & 0x3);
- clrsetbits_le32(SYS_IOMUX_BASE + 0x274, 0x3, cap & 0x3);
- clrsetbits_le32(SYS_IOMUX_BASE + 0x278, 0x3, cap & 0x3);
- clrsetbits_le32(SYS_IOMUX_BASE + 0x27c, 0x3, cap & 0x3);
- break;
- }
- }
- static void jh7110_gmac_init(int id, u32 chip)
- {
- switch (chip) {
- case CHIP_B:
- jh7110_gmac_sel_tx_to_rgmii(id);
- jh7110_gmac_io_pad(id);
- break;
- case CHIP_A:
- default:
- break;
- }
- }
- static void jh7110_usb_init(bool usb2_enable)
- {
- if (usb2_enable) {
- /*usb 2.0 utmi phy init*/
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
- USB_MODE_STRAP_MASK,
- (2<<USB_MODE_STRAP_SHIFT) &
- USB_MODE_STRAP_MASK);/*2:host mode, 4:device mode*/
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
- USB_OTG_SUSPENDM_BYPS_MASK,
- BIT(USB_OTG_SUSPENDM_BYPS_SHIFT)
- & USB_OTG_SUSPENDM_BYPS_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
- USB_OTG_SUSPENDM_MASK,
- BIT(USB_OTG_SUSPENDM_SHIFT) &
- USB_OTG_SUSPENDM_MASK);/*HOST = 1. DEVICE = 0;*/
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
- USB_PLL_EN_MASK,
- BIT(USB_PLL_EN_SHIFT) & USB_PLL_EN_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_4,
- USB_REFCLK_MODE_MASK,
- BIT(USB_REFCLK_MODE_SHIFT) & USB_REFCLK_MODE_MASK);
- /* usb 2.0 phy mode,REPLACE USB3.0 PHY module = 1;else = 0*/
- clrsetbits_le32(SYS_SYSCON_BASE + SYS_SYSCON_24,
- PDRSTN_SPLIT_MASK,
- BIT(PDRSTN_SPLIT_SHIFT) &
- PDRSTN_SPLIT_MASK);
- } else {
- /*usb 3.0 pipe phy config*/
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_196,
- PCIE_CKREF_SRC_MASK,
- (0<<PCIE_CKREF_SRC_SHIFT) & PCIE_CKREF_SRC_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_196,
- PCIE_CLK_SEL_MASK,
- (0<<PCIE_CLK_SEL_SHIFT) & PCIE_CLK_SEL_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_328,
- PCIE_PHY_MODE_MASK,
- BIT(PCIE_PHY_MODE_SHIFT) & PCIE_PHY_MODE_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_500,
- PCIE_USB3_BUS_WIDTH_MASK,
- (0 << PCIE_USB3_BUS_WIDTH_SHIFT) &
- PCIE_USB3_BUS_WIDTH_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_500,
- PCIE_USB3_RATE_MASK,
- (0 << PCIE_USB3_RATE_SHIFT) & PCIE_USB3_RATE_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_500,
- PCIE_USB3_RX_STANDBY_MASK,
- (0 << PCIE_USB3_RX_STANDBY_SHIFT)
- & PCIE_USB3_RX_STANDBY_MASK);
- clrsetbits_le32(STG_SYSCON_BASE + STG_SYSCON_500,
- PCIE_USB3_PHY_ENABLE_MASK,
- BIT(PCIE_USB3_PHY_ENABLE_SHIFT)
- & PCIE_USB3_PHY_ENABLE_MASK);
- /* usb 3.0 phy mode,REPLACE USB3.0 PHY module = 1;else = 0*/
- clrsetbits_le32(SYS_SYSCON_BASE + SYS_SYSCON_24,
- PDRSTN_SPLIT_MASK,
- (0 << PDRSTN_SPLIT_SHIFT) & PDRSTN_SPLIT_MASK);
- }
- }
- static u32 get_chip_type(void)
- {
- u32 value;
- value = in_le32(AON_IOMUX_BASE + AON_GPIO_DIN_REG);
- value = (value & BIT(3)) >> 3;
- switch (value) {
- case CHIP_B:
- env_set("chip_vision", "B");
- break;
- case CHIP_A:
- default:
- env_set("chip_vision", "A");
- break;
- }
- return value;
- }
- static void get_boot_mode(void)
- {
- /* evb only support flash boot */
- env_set("bootmode", "flash");
- }
- #if CONFIG_IS_ENABLED(STARFIVE_OTP)
- static void get_cpu_voltage_type(struct udevice *dev)
- {
- int ret;
- u32 buf = CPU_VOL_1040;
- ret = misc_read(dev, CPU_VOL_BINNING_OFFSET, &buf, sizeof(buf));
- if (ret != sizeof(buf))
- printf("%s: error reading CPU vol from OTP\n", __func__);
- else {
- switch ((buf & CPU_VOL_MASK)) {
- case CPU_VOL_1000:
- env_set("cpu_max_vol", "1000000");
- break;
- case CPU_VOL_1060:
- env_set("cpu_max_vol", "1060000");
- break;
- case CPU_VOL_1020:
- env_set("cpu_max_vol", "1020000");
- break;
- default:
- break;
- }
- }
- }
- #endif
- int board_init(void)
- {
- enable_caches();
- jh7110_timer_init();
- jh7110_usb_init(true);
- return 0;
- }
- #ifdef CONFIG_MISC_INIT_R
- int misc_init_r(void)
- {
- char mac0[6] = {0x66, 0x34, 0xb0, 0x6c, 0xde, 0xad};
- char mac1[6] = {0x66, 0x34, 0xb0, 0x7c, 0xae, 0x5d};
- u32 chip;
- #if CONFIG_IS_ENABLED(STARFIVE_OTP)
- struct udevice *dev;
- char buf[16];
- int ret;
- #define MACADDR_OFFSET 0x8
- ret = uclass_get_device_by_driver(UCLASS_MISC,
- DM_DRIVER_GET(starfive_otp), &dev);
- if (ret) {
- debug("%s: could not find otp device\n", __func__);
- goto err;
- }
- ret = misc_read(dev, MACADDR_OFFSET, buf, sizeof(buf));
- if (ret != sizeof(buf))
- printf("%s: error reading mac from OTP\n", __func__);
- else
- if (buf[0] != 0xff) {
- memcpy(mac0, buf, 6);
- memcpy(mac1, &buf[8], 6);
- }
- err:
- #endif
- eth_env_set_enetaddr("eth0addr", mac0);
- eth_env_set_enetaddr("eth1addr", mac1);
- chip = get_chip_type();
- /* Set the default cpu max voltage. */
- env_set("cpu_max_vol", "1040000");
- #if CONFIG_IS_ENABLED(STARFIVE_OTP)
- get_cpu_voltage_type(dev);
- #endif
- jh7110_gmac_init(0, chip);
- jh7110_gmac_init(1, chip);
- return 0;
- }
- #endif
- int board_late_init(void)
- {
- struct udevice *dev;
- int ret;
- get_boot_mode();
- /*
- * save the memory info by environment variable in u-boot,
- * It will used to update the memory configuration in dts,
- * which passed to kernel lately.
- */
- env_set_hex("memory_addr", gd->ram_base);
- env_set_hex("memory_size", gd->ram_size);
- ret = uclass_get_device(UCLASS_VIDEO, 0, &dev);
- if (ret)
- return ret;
- ret = video_bmp_display(dev, (ulong)&bmp_logo_bitmap[0], BMP_ALIGN_CENTER, BMP_ALIGN_CENTER, true);
- if (ret)
- goto err;
- err:
- return 0;
- }
- #ifdef CONFIG_ID_EEPROM
- #include <asm/arch/eeprom.h>
- #define STARFIVE_JH7110_EEPROM_DDRINFO_OFFSET 91
- static bool check_eeprom_dram_info(ulong size)
- {
- switch (size) {
- case 1:
- case 2:
- case 4:
- case 8:
- case 16:
- return true;
- default:
- return false;
- }
- }
- static int resize_ddr_from_eeprom(void)
- {
- ulong size;
- u32 len = 1;
- u8 data = 0;
- int ret;
- /* read memory size info */
- ret = get_data_from_eeprom(STARFIVE_JH7110_EEPROM_DDRINFO_OFFSET, len, &data);
- if (ret == len) {
- size = hextoul(&data, NULL);
- if (check_eeprom_dram_info(size))
- return size;
- }
- return 0;
- }
- #else
- static int resize_ddr_from_eeprom(void)
- {
- return 0;
- }
- #endif /* CONFIG_ID_EEPROM */
- int board_ddr_size(void)
- {
- return resize_ddr_from_eeprom();
- }
|