renesas_rpc_hf.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Renesas RCar Gen3 RPC HyperFlash driver
  4. *
  5. * Copyright (C) 2016 Renesas Electronics Corporation
  6. * Copyright (C) 2016 Cogent Embedded, Inc.
  7. * Copyright (C) 2017 Marek Vasut <marek.vasut@gmail.com>
  8. */
  9. #include <common.h>
  10. #include <malloc.h>
  11. #include <asm/io.h>
  12. #include <clk.h>
  13. #include <dm.h>
  14. #include <dm/device_compat.h>
  15. #include <dm/of_access.h>
  16. #include <errno.h>
  17. #include <fdt_support.h>
  18. #include <flash.h>
  19. #include <mtd.h>
  20. #include <wait_bit.h>
  21. #include <linux/bitops.h>
  22. #include <mtd/cfi_flash.h>
  23. #include <asm/global_data.h>
  24. #define RPC_CMNCR 0x0000 /* R/W */
  25. #define RPC_CMNCR_MD BIT(31)
  26. #define RPC_CMNCR_MOIIO0(val) (((val) & 0x3) << 16)
  27. #define RPC_CMNCR_MOIIO1(val) (((val) & 0x3) << 18)
  28. #define RPC_CMNCR_MOIIO2(val) (((val) & 0x3) << 20)
  29. #define RPC_CMNCR_MOIIO3(val) (((val) & 0x3) << 22)
  30. #define RPC_CMNCR_MOIIO_HIZ (RPC_CMNCR_MOIIO0(3) | RPC_CMNCR_MOIIO1(3) | \
  31. RPC_CMNCR_MOIIO2(3) | RPC_CMNCR_MOIIO3(3))
  32. #define RPC_CMNCR_IO0FV(val) (((val) & 0x3) << 8)
  33. #define RPC_CMNCR_IO2FV(val) (((val) & 0x3) << 12)
  34. #define RPC_CMNCR_IO3FV(val) (((val) & 0x3) << 14)
  35. #define RPC_CMNCR_IOFV_HIZ (RPC_CMNCR_IO0FV(3) | RPC_CMNCR_IO2FV(3) | \
  36. RPC_CMNCR_IO3FV(3))
  37. #define RPC_CMNCR_BSZ(val) (((val) & 0x3) << 0)
  38. #define RPC_SSLDR 0x0004 /* R/W */
  39. #define RPC_SSLDR_SPNDL(d) (((d) & 0x7) << 16)
  40. #define RPC_SSLDR_SLNDL(d) (((d) & 0x7) << 8)
  41. #define RPC_SSLDR_SCKDL(d) (((d) & 0x7) << 0)
  42. #define RPC_DRCR 0x000C /* R/W */
  43. #define RPC_DRCR_SSLN BIT(24)
  44. #define RPC_DRCR_RBURST(v) (((v) & 0x1F) << 16)
  45. #define RPC_DRCR_RCF BIT(9)
  46. #define RPC_DRCR_RBE BIT(8)
  47. #define RPC_DRCR_SSLE BIT(0)
  48. #define RPC_DRCMR 0x0010 /* R/W */
  49. #define RPC_DRCMR_CMD(c) (((c) & 0xFF) << 16)
  50. #define RPC_DRCMR_OCMD(c) (((c) & 0xFF) << 0)
  51. #define RPC_DREAR 0x0014 /* R/W */
  52. #define RPC_DREAR_EAV(v) (((v) & 0xFF) << 16)
  53. #define RPC_DREAR_EAC(v) (((v) & 0x7) << 0)
  54. #define RPC_DROPR 0x0018 /* R/W */
  55. #define RPC_DROPR_OPD3(o) (((o) & 0xFF) << 24)
  56. #define RPC_DROPR_OPD2(o) (((o) & 0xFF) << 16)
  57. #define RPC_DROPR_OPD1(o) (((o) & 0xFF) << 8)
  58. #define RPC_DROPR_OPD0(o) (((o) & 0xFF) << 0)
  59. #define RPC_DRENR 0x001C /* R/W */
  60. #define RPC_DRENR_CDB(o) (u32)((((o) & 0x3) << 30))
  61. #define RPC_DRENR_OCDB(o) (((o) & 0x3) << 28)
  62. #define RPC_DRENR_ADB(o) (((o) & 0x3) << 24)
  63. #define RPC_DRENR_OPDB(o) (((o) & 0x3) << 20)
  64. #define RPC_DRENR_SPIDB(o) (((o) & 0x3) << 16)
  65. #define RPC_DRENR_DME BIT(15)
  66. #define RPC_DRENR_CDE BIT(14)
  67. #define RPC_DRENR_OCDE BIT(12)
  68. #define RPC_DRENR_ADE(v) (((v) & 0xF) << 8)
  69. #define RPC_DRENR_OPDE(v) (((v) & 0xF) << 4)
  70. #define RPC_SMCR 0x0020 /* R/W */
  71. #define RPC_SMCR_SSLKP BIT(8)
  72. #define RPC_SMCR_SPIRE BIT(2)
  73. #define RPC_SMCR_SPIWE BIT(1)
  74. #define RPC_SMCR_SPIE BIT(0)
  75. #define RPC_SMCMR 0x0024 /* R/W */
  76. #define RPC_SMCMR_CMD(c) (((c) & 0xFF) << 16)
  77. #define RPC_SMCMR_OCMD(c) (((c) & 0xFF) << 0)
  78. #define RPC_SMADR 0x0028 /* R/W */
  79. #define RPC_SMOPR 0x002C /* R/W */
  80. #define RPC_SMOPR_OPD0(o) (((o) & 0xFF) << 0)
  81. #define RPC_SMOPR_OPD1(o) (((o) & 0xFF) << 8)
  82. #define RPC_SMOPR_OPD2(o) (((o) & 0xFF) << 16)
  83. #define RPC_SMOPR_OPD3(o) (((o) & 0xFF) << 24)
  84. #define RPC_SMENR 0x0030 /* R/W */
  85. #define RPC_SMENR_CDB(o) (((o) & 0x3) << 30)
  86. #define RPC_SMENR_OCDB(o) (((o) & 0x3) << 28)
  87. #define RPC_SMENR_ADB(o) (((o) & 0x3) << 24)
  88. #define RPC_SMENR_OPDB(o) (((o) & 0x3) << 20)
  89. #define RPC_SMENR_SPIDB(o) (((o) & 0x3) << 16)
  90. #define RPC_SMENR_DME BIT(15)
  91. #define RPC_SMENR_CDE BIT(14)
  92. #define RPC_SMENR_OCDE BIT(12)
  93. #define RPC_SMENR_ADE(v) (((v) & 0xF) << 8)
  94. #define RPC_SMENR_OPDE(v) (((v) & 0xF) << 4)
  95. #define RPC_SMENR_SPIDE(v) (((v) & 0xF) << 0)
  96. #define RPC_SMRDR0 0x0038 /* R */
  97. #define RPC_SMRDR1 0x003C /* R */
  98. #define RPC_SMWDR0 0x0040 /* R/W */
  99. #define RPC_SMWDR1 0x0044 /* R/W */
  100. #define RPC_CMNSR 0x0048 /* R */
  101. #define RPC_CMNSR_SSLF BIT(1)
  102. #define RPC_CMNSR_TEND BIT(0)
  103. #define RPC_DRDMCR 0x0058 /* R/W */
  104. #define RPC_DRDMCR_DMCYC(v) (((v) & 0xF) << 0)
  105. #define RPC_DRDRENR 0x005C /* R/W */
  106. #define RPC_DRDRENR_HYPE (0x5 << 12)
  107. #define RPC_DRDRENR_ADDRE BIT(8)
  108. #define RPC_DRDRENR_OPDRE BIT(4)
  109. #define RPC_DRDRENR_DRDRE BIT(0)
  110. #define RPC_SMDMCR 0x0060 /* R/W */
  111. #define RPC_SMDMCR_DMCYC(v) (((v) & 0xF) << 0)
  112. #define RPC_SMDRENR 0x0064 /* R/W */
  113. #define RPC_SMDRENR_HYPE (0x5 << 12)
  114. #define RPC_SMDRENR_ADDRE BIT(8)
  115. #define RPC_SMDRENR_OPDRE BIT(4)
  116. #define RPC_SMDRENR_SPIDRE BIT(0)
  117. #define RPC_PHYCNT 0x007C /* R/W */
  118. #define RPC_PHYCNT_CAL BIT(31)
  119. #define PRC_PHYCNT_OCTA_AA BIT(22)
  120. #define PRC_PHYCNT_OCTA_SA BIT(23)
  121. #define PRC_PHYCNT_EXDS BIT(21)
  122. #define RPC_PHYCNT_OCT BIT(20)
  123. #define RPC_PHYCNT_WBUF2 BIT(4)
  124. #define RPC_PHYCNT_WBUF BIT(2)
  125. #define RPC_PHYCNT_MEM(v) (((v) & 0x3) << 0)
  126. #define RPC_PHYINT 0x0088 /* R/W */
  127. #define RPC_PHYINT_RSTEN BIT(18)
  128. #define RPC_PHYINT_WPEN BIT(17)
  129. #define RPC_PHYINT_INTEN BIT(16)
  130. #define RPC_PHYINT_RST BIT(2)
  131. #define RPC_PHYINT_WP BIT(1)
  132. #define RPC_PHYINT_INT BIT(0)
  133. #define RPC_WBUF 0x8000 /* R/W size=4/8/16/32/64Bytes */
  134. #define RPC_WBUF_SIZE 0x100
  135. static phys_addr_t rpc_base;
  136. enum rpc_hf_size {
  137. RPC_HF_SIZE_16BIT = RPC_SMENR_SPIDE(0x8),
  138. RPC_HF_SIZE_32BIT = RPC_SMENR_SPIDE(0xC),
  139. RPC_HF_SIZE_64BIT = RPC_SMENR_SPIDE(0xF),
  140. };
  141. static int rpc_hf_wait_tend(void)
  142. {
  143. void __iomem *reg = (void __iomem *)rpc_base + RPC_CMNSR;
  144. return wait_for_bit_le32(reg, RPC_CMNSR_TEND, true, 1000, 0);
  145. }
  146. static int rpc_hf_mode(bool man)
  147. {
  148. int ret;
  149. ret = rpc_hf_wait_tend();
  150. if (ret)
  151. return ret;
  152. clrsetbits_le32(rpc_base + RPC_PHYCNT,
  153. RPC_PHYCNT_WBUF | RPC_PHYCNT_WBUF2 |
  154. RPC_PHYCNT_CAL | RPC_PHYCNT_MEM(3),
  155. RPC_PHYCNT_CAL | RPC_PHYCNT_MEM(3));
  156. clrsetbits_le32(rpc_base + RPC_CMNCR,
  157. RPC_CMNCR_MD | RPC_CMNCR_BSZ(3),
  158. RPC_CMNCR_MOIIO_HIZ | RPC_CMNCR_IOFV_HIZ |
  159. (man ? RPC_CMNCR_MD : 0) | RPC_CMNCR_BSZ(1));
  160. if (man)
  161. return 0;
  162. writel(RPC_DRCR_RBURST(0x1F) | RPC_DRCR_RCF | RPC_DRCR_RBE,
  163. rpc_base + RPC_DRCR);
  164. writel(RPC_DRCMR_CMD(0xA0), rpc_base + RPC_DRCMR);
  165. writel(RPC_DRENR_CDB(2) | RPC_DRENR_OCDB(2) | RPC_DRENR_ADB(2) |
  166. RPC_DRENR_SPIDB(2) | RPC_DRENR_CDE | RPC_DRENR_OCDE |
  167. RPC_DRENR_ADE(4), rpc_base + RPC_DRENR);
  168. writel(RPC_DRDMCR_DMCYC(0xE), rpc_base + RPC_DRDMCR);
  169. writel(RPC_DRDRENR_HYPE | RPC_DRDRENR_ADDRE | RPC_DRDRENR_DRDRE,
  170. rpc_base + RPC_DRDRENR);
  171. /* Dummy read */
  172. readl(rpc_base + RPC_DRCR);
  173. return 0;
  174. }
  175. static int rpc_hf_xfer(void *addr, u64 wdata, u64 *rdata,
  176. enum rpc_hf_size size, bool write)
  177. {
  178. int ret;
  179. u32 val;
  180. ret = rpc_hf_mode(1);
  181. if (ret)
  182. return ret;
  183. /* Submit HF address, SMCMR CMD[7] ~= CA Bit# 47 (R/nW) */
  184. writel(write ? 0 : RPC_SMCMR_CMD(0x80), rpc_base + RPC_SMCMR);
  185. writel((uintptr_t)addr >> 1, rpc_base + RPC_SMADR);
  186. writel(0x0, rpc_base + RPC_SMOPR);
  187. writel(RPC_SMDRENR_HYPE | RPC_SMDRENR_ADDRE | RPC_SMDRENR_SPIDRE,
  188. rpc_base + RPC_SMDRENR);
  189. val = RPC_SMENR_CDB(2) | RPC_SMENR_OCDB(2) |
  190. RPC_SMENR_ADB(2) | RPC_SMENR_SPIDB(2) |
  191. RPC_SMENR_CDE | RPC_SMENR_OCDE | RPC_SMENR_ADE(4) | size;
  192. if (write) {
  193. writel(val, rpc_base + RPC_SMENR);
  194. if (size == RPC_HF_SIZE_64BIT)
  195. writeq(cpu_to_be64(wdata), rpc_base + RPC_SMWDR0);
  196. else
  197. writel(cpu_to_be32(wdata), rpc_base + RPC_SMWDR0);
  198. writel(RPC_SMCR_SPIWE | RPC_SMCR_SPIE, rpc_base + RPC_SMCR);
  199. } else {
  200. val |= RPC_SMENR_DME;
  201. writel(RPC_SMDMCR_DMCYC(0xE), rpc_base + RPC_SMDMCR);
  202. writel(val, rpc_base + RPC_SMENR);
  203. writel(RPC_SMCR_SPIRE | RPC_SMCR_SPIE, rpc_base + RPC_SMCR);
  204. ret = rpc_hf_wait_tend();
  205. if (ret)
  206. return ret;
  207. if (size == RPC_HF_SIZE_64BIT)
  208. *rdata = be64_to_cpu(readq(rpc_base + RPC_SMRDR0));
  209. else
  210. *rdata = be32_to_cpu(readl(rpc_base + RPC_SMRDR0));
  211. }
  212. return rpc_hf_mode(0);
  213. }
  214. static void rpc_hf_write_cmd(void *addr, u64 wdata, enum rpc_hf_size size)
  215. {
  216. int ret;
  217. ret = rpc_hf_xfer(addr, wdata, NULL, size, 1);
  218. if (ret)
  219. printf("RPC: Write failed, ret=%i\n", ret);
  220. }
  221. static u64 rpc_hf_read_reg(void *addr, enum rpc_hf_size size)
  222. {
  223. u64 rdata = 0;
  224. int ret;
  225. ret = rpc_hf_xfer(addr, 0, &rdata, size, 0);
  226. if (ret)
  227. printf("RPC: Read failed, ret=%i\n", ret);
  228. return rdata;
  229. }
  230. void flash_write8(u8 value, void *addr)
  231. {
  232. rpc_hf_write_cmd(addr, value, RPC_HF_SIZE_16BIT);
  233. }
  234. void flash_write16(u16 value, void *addr)
  235. {
  236. rpc_hf_write_cmd(addr, value, RPC_HF_SIZE_16BIT);
  237. }
  238. void flash_write32(u32 value, void *addr)
  239. {
  240. rpc_hf_write_cmd(addr, value, RPC_HF_SIZE_32BIT);
  241. }
  242. void flash_write64(u64 value, void *addr)
  243. {
  244. rpc_hf_write_cmd(addr, value, RPC_HF_SIZE_64BIT);
  245. }
  246. u8 flash_read8(void *addr)
  247. {
  248. return rpc_hf_read_reg(addr, RPC_HF_SIZE_16BIT);
  249. }
  250. u16 flash_read16(void *addr)
  251. {
  252. return rpc_hf_read_reg(addr, RPC_HF_SIZE_16BIT);
  253. }
  254. u32 flash_read32(void *addr)
  255. {
  256. return rpc_hf_read_reg(addr, RPC_HF_SIZE_32BIT);
  257. }
  258. u64 flash_read64(void *addr)
  259. {
  260. return rpc_hf_read_reg(addr, RPC_HF_SIZE_64BIT);
  261. }
  262. static int rpc_hf_bind(struct udevice *parent)
  263. {
  264. const void *fdt = gd->fdt_blob;
  265. ofnode node;
  266. int ret, off;
  267. /*
  268. * Check if there are any SPI NOR child nodes, if so, do NOT bind
  269. * as this controller will be operated by the QSPI driver instead.
  270. */
  271. dev_for_each_subnode(node, parent) {
  272. off = ofnode_to_offset(node);
  273. ret = fdt_node_check_compatible(fdt, off, "spi-flash");
  274. if (!ret)
  275. return -ENODEV;
  276. ret = fdt_node_check_compatible(fdt, off, "jedec,spi-nor");
  277. if (!ret)
  278. return -ENODEV;
  279. }
  280. return 0;
  281. }
  282. static int rpc_hf_probe(struct udevice *dev)
  283. {
  284. void *blob = (void *)gd->fdt_blob;
  285. const fdt32_t *cell;
  286. int node = dev_of_offset(dev);
  287. int parent, addrc, sizec, len, ret;
  288. struct clk clk;
  289. phys_addr_t flash_base;
  290. parent = fdt_parent_offset(blob, node);
  291. fdt_support_default_count_cells(blob, parent, &addrc, &sizec);
  292. cell = fdt_getprop(blob, node, "reg", &len);
  293. if (!cell)
  294. return -ENOENT;
  295. if (addrc != 2 || sizec != 2)
  296. return -EINVAL;
  297. ret = clk_get_by_index(dev, 0, &clk);
  298. if (ret < 0) {
  299. dev_err(dev, "Failed to get RPC clock\n");
  300. return ret;
  301. }
  302. ret = clk_enable(&clk);
  303. clk_free(&clk);
  304. if (ret) {
  305. dev_err(dev, "Failed to enable RPC clock\n");
  306. return ret;
  307. }
  308. rpc_base = fdt_translate_address(blob, node, cell);
  309. flash_base = fdt_translate_address(blob, node, cell + addrc + sizec);
  310. flash_info[0].dev = dev;
  311. flash_info[0].base = flash_base;
  312. cfi_flash_num_flash_banks = 1;
  313. gd->bd->bi_flashstart = flash_base;
  314. return 0;
  315. }
  316. static const struct udevice_id rpc_hf_ids[] = {
  317. { .compatible = "renesas,rpc" },
  318. {}
  319. };
  320. U_BOOT_DRIVER(rpc_hf) = {
  321. .name = "rpc_hf",
  322. .id = UCLASS_MTD,
  323. .of_match = rpc_hf_ids,
  324. .bind = rpc_hf_bind,
  325. .probe = rpc_hf_probe,
  326. };