starfive_evb.dts 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /*
  3. * Copyright (C) 2022 StarFive Technology Co., Ltd.
  4. */
  5. /dts-v1/;
  6. #include "jh7110.dtsi"
  7. #include <dt-bindings/pinctrl/pinctrl-starfive-jh7110.h>
  8. / {
  9. #address-cells = <2>;
  10. #size-cells = <2>;
  11. model = "StarFive JH7110 EVB";
  12. compatible = "starfive,jh7110";
  13. aliases {
  14. spi0="/soc/spi@13010000";
  15. gpio0="/soc/gpio@13040000";
  16. ethernet0=&gmac0;
  17. ethernet1=&gmac1;
  18. mmc0=&sdio0;
  19. mmc1=&sdio1;
  20. };
  21. chosen {
  22. stdout-path = "/soc/serial@10000000:115200";
  23. starfive,boot-hart-id = <1>;
  24. };
  25. memory@80000000 {
  26. device_type = "memory";
  27. reg = <0x0 0x40000000 0x1 0x0>;
  28. };
  29. soc {
  30. };
  31. };
  32. &cpu0 {
  33. status = "okay";
  34. };
  35. &clkgen {
  36. clocks = <&osc>, <&gmac1_rmii_refin>,
  37. <&stg_apb>, <&gmac0_rmii_refin>;
  38. clock-names = "osc", "gmac1_rmii_refin",
  39. "stg_apb", "gmac0_rmii_refin";
  40. };
  41. &gpio {
  42. status = "okay";
  43. usb_pins: usb-pins {
  44. drive-vbus-pin {
  45. pinmux = <GPIOMUX(33, GPOUT_SYS_USB_DRIVE_VBUS,
  46. GPOEN_ENABLE, GPI_NONE)>;
  47. bias-pull-up;
  48. drive-strength = <2>;
  49. input-disable;
  50. input-schmitt-disable;
  51. slew-rate = <0>;
  52. };
  53. overcurrent-pin {
  54. pinmux = <GPIOMUX(34, GPOUT_LOW,
  55. GPOEN_DISABLE, GPI_SYS_USB_OVERCURRENT)>;
  56. bias-pull-up;
  57. drive-strength = <2>;
  58. input-disable;
  59. input-schmitt-disable;
  60. slew-rate = <0>;
  61. };
  62. };
  63. mmc0_pins: mmc0-pins {
  64. mmc0-pins-rest {
  65. pinmux = <GPIOMUX(22, GPOUT_SYS_SDIO0_RST,
  66. GPOEN_ENABLE, GPI_NONE)>;
  67. bias-pull-up;
  68. drive-strength = <12>;
  69. input-disable;
  70. input-schmitt-disable;
  71. slew-rate = <0>;
  72. };
  73. };
  74. mmc1_pins: mmc1-pins {
  75. mmc1-pins-rest {
  76. pinmux = <GPIOMUX(24, GPOUT_SYS_SDIO1_RST,
  77. GPOEN_ENABLE, GPI_NONE)>;
  78. bias-pull-up;
  79. drive-strength = <12>;
  80. input-disable;
  81. input-schmitt-disable;
  82. slew-rate = <0>;
  83. };
  84. };
  85. };
  86. &sdio0 {
  87. fifo-depth = <32>;
  88. bus-width = <4>;
  89. status = "okay";
  90. pinctrl-names = "default";
  91. pinctrl-0 = <&mmc0_pins>;
  92. };
  93. &sdio1 {
  94. status = "disabled";
  95. pinctrl-names = "default";
  96. pinctrl-0 = <&mmc1_pins>;
  97. };
  98. &gmac0 {
  99. status = "okay";
  100. #address-cells = <1>;
  101. #size-cells = <0>;
  102. phy0: ethernet-phy@0 {
  103. rxc_dly_en = <1>;
  104. tx_delay_sel_fe = <5>;
  105. tx_delay_sel = <0xb>;
  106. tx_inverted_10 = <0x0>;
  107. tx_inverted_100 = <0x0>;
  108. tx_inverted_1000 = <0x0>;
  109. };
  110. };
  111. &gmac1 {
  112. status = "okay";
  113. #address-cells = <1>;
  114. #size-cells = <0>;
  115. phy1: ethernet-phy@1 {
  116. rxc-skew-ps = <1060>;
  117. txc-skew-ps = <1800>;
  118. reg = <0>;
  119. };
  120. };
  121. &uart0 {
  122. reg-offset = <0>;
  123. current-speed = <115200>;
  124. status = "okay";
  125. };
  126. &gpioa {
  127. status = "disabled";
  128. };
  129. &usbdrd30 {
  130. status = "okay";
  131. };
  132. &usbdrd_cdns3 {
  133. dr_mode = "host";
  134. pinctrl-names = "default";
  135. pinctrl-0 = <&usb_pins>;
  136. };
  137. &timer {
  138. status = "disabled";
  139. };
  140. &wdog {
  141. status = "disabled";
  142. };
  143. &clkvout {
  144. status = "disabled";
  145. };
  146. &pdm {
  147. status = "disabled";
  148. };
  149. &i2c5 {
  150. pmic_axp15060: axp15060_reg@36 {
  151. compatible = "stf,axp15060-regulator";
  152. reg = <0x36>;
  153. };
  154. };