spl.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2014 Wandboard
  4. * Author: Tungyi Lin <tungyilin1127@gmail.com>
  5. * Richard Hu <hakahu@gmail.com>
  6. */
  7. #include <asm/arch/clock.h>
  8. #include <asm/arch/imx-regs.h>
  9. #include <asm/arch/iomux.h>
  10. #include <asm/arch/mx6-pins.h>
  11. #include <errno.h>
  12. #include <asm/gpio.h>
  13. #include <asm/mach-imx/iomux-v3.h>
  14. #include <asm/mach-imx/video.h>
  15. #include <mmc.h>
  16. #include <fsl_esdhc_imx.h>
  17. #include <asm/arch/crm_regs.h>
  18. #include <asm/io.h>
  19. #include <asm/arch/sys_proto.h>
  20. #include <serial.h>
  21. #include <spl.h>
  22. #include <asm/arch/mx6-ddr.h>
  23. /*
  24. * Driving strength:
  25. * 0x30 == 40 Ohm
  26. * 0x28 == 48 Ohm
  27. */
  28. #define IMX6DQ_DRIVE_STRENGTH 0x30
  29. #define IMX6SDL_DRIVE_STRENGTH 0x28
  30. /* configure MX6Q/DUAL mmdc DDR io registers */
  31. static struct mx6dq_iomux_ddr_regs mx6dq_ddr_ioregs = {
  32. .dram_sdclk_0 = IMX6DQ_DRIVE_STRENGTH,
  33. .dram_sdclk_1 = IMX6DQ_DRIVE_STRENGTH,
  34. .dram_cas = IMX6DQ_DRIVE_STRENGTH,
  35. .dram_ras = IMX6DQ_DRIVE_STRENGTH,
  36. .dram_reset = IMX6DQ_DRIVE_STRENGTH,
  37. .dram_sdcke0 = IMX6DQ_DRIVE_STRENGTH,
  38. .dram_sdcke1 = IMX6DQ_DRIVE_STRENGTH,
  39. .dram_sdba2 = 0x00000000,
  40. .dram_sdodt0 = IMX6DQ_DRIVE_STRENGTH,
  41. .dram_sdodt1 = IMX6DQ_DRIVE_STRENGTH,
  42. .dram_sdqs0 = IMX6DQ_DRIVE_STRENGTH,
  43. .dram_sdqs1 = IMX6DQ_DRIVE_STRENGTH,
  44. .dram_sdqs2 = IMX6DQ_DRIVE_STRENGTH,
  45. .dram_sdqs3 = IMX6DQ_DRIVE_STRENGTH,
  46. .dram_sdqs4 = IMX6DQ_DRIVE_STRENGTH,
  47. .dram_sdqs5 = IMX6DQ_DRIVE_STRENGTH,
  48. .dram_sdqs6 = IMX6DQ_DRIVE_STRENGTH,
  49. .dram_sdqs7 = IMX6DQ_DRIVE_STRENGTH,
  50. .dram_dqm0 = IMX6DQ_DRIVE_STRENGTH,
  51. .dram_dqm1 = IMX6DQ_DRIVE_STRENGTH,
  52. .dram_dqm2 = IMX6DQ_DRIVE_STRENGTH,
  53. .dram_dqm3 = IMX6DQ_DRIVE_STRENGTH,
  54. .dram_dqm4 = IMX6DQ_DRIVE_STRENGTH,
  55. .dram_dqm5 = IMX6DQ_DRIVE_STRENGTH,
  56. .dram_dqm6 = IMX6DQ_DRIVE_STRENGTH,
  57. .dram_dqm7 = IMX6DQ_DRIVE_STRENGTH,
  58. };
  59. /* configure MX6Q/DUAL mmdc GRP io registers */
  60. static struct mx6dq_iomux_grp_regs mx6dq_grp_ioregs = {
  61. .grp_ddr_type = 0x000c0000,
  62. .grp_ddrmode_ctl = 0x00020000,
  63. .grp_ddrpke = 0x00000000,
  64. .grp_addds = IMX6DQ_DRIVE_STRENGTH,
  65. .grp_ctlds = IMX6DQ_DRIVE_STRENGTH,
  66. .grp_ddrmode = 0x00020000,
  67. .grp_b0ds = IMX6DQ_DRIVE_STRENGTH,
  68. .grp_b1ds = IMX6DQ_DRIVE_STRENGTH,
  69. .grp_b2ds = IMX6DQ_DRIVE_STRENGTH,
  70. .grp_b3ds = IMX6DQ_DRIVE_STRENGTH,
  71. .grp_b4ds = IMX6DQ_DRIVE_STRENGTH,
  72. .grp_b5ds = IMX6DQ_DRIVE_STRENGTH,
  73. .grp_b6ds = IMX6DQ_DRIVE_STRENGTH,
  74. .grp_b7ds = IMX6DQ_DRIVE_STRENGTH,
  75. };
  76. /* configure MX6SOLO/DUALLITE mmdc DDR io registers */
  77. struct mx6sdl_iomux_ddr_regs mx6sdl_ddr_ioregs = {
  78. .dram_sdclk_0 = IMX6SDL_DRIVE_STRENGTH,
  79. .dram_sdclk_1 = IMX6SDL_DRIVE_STRENGTH,
  80. .dram_cas = IMX6SDL_DRIVE_STRENGTH,
  81. .dram_ras = IMX6SDL_DRIVE_STRENGTH,
  82. .dram_reset = IMX6SDL_DRIVE_STRENGTH,
  83. .dram_sdcke0 = IMX6SDL_DRIVE_STRENGTH,
  84. .dram_sdcke1 = IMX6SDL_DRIVE_STRENGTH,
  85. .dram_sdba2 = 0x00000000,
  86. .dram_sdodt0 = IMX6SDL_DRIVE_STRENGTH,
  87. .dram_sdodt1 = IMX6SDL_DRIVE_STRENGTH,
  88. .dram_sdqs0 = IMX6SDL_DRIVE_STRENGTH,
  89. .dram_sdqs1 = IMX6SDL_DRIVE_STRENGTH,
  90. .dram_sdqs2 = IMX6SDL_DRIVE_STRENGTH,
  91. .dram_sdqs3 = IMX6SDL_DRIVE_STRENGTH,
  92. .dram_sdqs4 = IMX6SDL_DRIVE_STRENGTH,
  93. .dram_sdqs5 = IMX6SDL_DRIVE_STRENGTH,
  94. .dram_sdqs6 = IMX6SDL_DRIVE_STRENGTH,
  95. .dram_sdqs7 = IMX6SDL_DRIVE_STRENGTH,
  96. .dram_dqm0 = IMX6SDL_DRIVE_STRENGTH,
  97. .dram_dqm1 = IMX6SDL_DRIVE_STRENGTH,
  98. .dram_dqm2 = IMX6SDL_DRIVE_STRENGTH,
  99. .dram_dqm3 = IMX6SDL_DRIVE_STRENGTH,
  100. .dram_dqm4 = IMX6SDL_DRIVE_STRENGTH,
  101. .dram_dqm5 = IMX6SDL_DRIVE_STRENGTH,
  102. .dram_dqm6 = IMX6SDL_DRIVE_STRENGTH,
  103. .dram_dqm7 = IMX6SDL_DRIVE_STRENGTH,
  104. };
  105. /* configure MX6SOLO/DUALLITE mmdc GRP io registers */
  106. struct mx6sdl_iomux_grp_regs mx6sdl_grp_ioregs = {
  107. .grp_ddr_type = 0x000c0000,
  108. .grp_ddrmode_ctl = 0x00020000,
  109. .grp_ddrpke = 0x00000000,
  110. .grp_addds = IMX6SDL_DRIVE_STRENGTH,
  111. .grp_ctlds = IMX6SDL_DRIVE_STRENGTH,
  112. .grp_ddrmode = 0x00020000,
  113. .grp_b0ds = IMX6SDL_DRIVE_STRENGTH,
  114. .grp_b1ds = IMX6SDL_DRIVE_STRENGTH,
  115. .grp_b2ds = IMX6SDL_DRIVE_STRENGTH,
  116. .grp_b3ds = IMX6SDL_DRIVE_STRENGTH,
  117. .grp_b4ds = IMX6SDL_DRIVE_STRENGTH,
  118. .grp_b5ds = IMX6SDL_DRIVE_STRENGTH,
  119. .grp_b6ds = IMX6SDL_DRIVE_STRENGTH,
  120. .grp_b7ds = IMX6SDL_DRIVE_STRENGTH,
  121. };
  122. /* H5T04G63AFR-PB */
  123. static struct mx6_ddr3_cfg h5t04g63afr = {
  124. .mem_speed = 1600,
  125. .density = 4,
  126. .width = 16,
  127. .banks = 8,
  128. .rowaddr = 15,
  129. .coladdr = 10,
  130. .pagesz = 2,
  131. .trcd = 1375,
  132. .trcmin = 4875,
  133. .trasmin = 3500,
  134. };
  135. /* H5TQ2G63DFR-H9 */
  136. static struct mx6_ddr3_cfg h5tq2g63dfr = {
  137. .mem_speed = 1333,
  138. .density = 2,
  139. .width = 16,
  140. .banks = 8,
  141. .rowaddr = 14,
  142. .coladdr = 10,
  143. .pagesz = 2,
  144. .trcd = 1350,
  145. .trcmin = 4950,
  146. .trasmin = 3600,
  147. };
  148. static struct mx6_mmdc_calibration mx6q_2g_mmdc_calib = {
  149. .p0_mpwldectrl0 = 0x001f001f,
  150. .p0_mpwldectrl1 = 0x001f001f,
  151. .p1_mpwldectrl0 = 0x001f001f,
  152. .p1_mpwldectrl1 = 0x001f001f,
  153. .p0_mpdgctrl0 = 0x4301030d,
  154. .p0_mpdgctrl1 = 0x03020277,
  155. .p1_mpdgctrl0 = 0x4300030a,
  156. .p1_mpdgctrl1 = 0x02780248,
  157. .p0_mprddlctl = 0x4536393b,
  158. .p1_mprddlctl = 0x36353441,
  159. .p0_mpwrdlctl = 0x41414743,
  160. .p1_mpwrdlctl = 0x462f453f,
  161. };
  162. /* DDR 64bit 2GB */
  163. static struct mx6_ddr_sysinfo mem_q = {
  164. .dsize = 2,
  165. .cs1_mirror = 0,
  166. /* config for full 4GB range so that get_mem_size() works */
  167. .cs_density = 32,
  168. .ncs = 1,
  169. .bi_on = 1,
  170. .rtt_nom = 1,
  171. .rtt_wr = 0,
  172. .ralat = 5,
  173. .walat = 0,
  174. .mif3_mode = 3,
  175. .rst_to_cke = 0x23,
  176. .sde_to_rst = 0x10,
  177. };
  178. static struct mx6_mmdc_calibration mx6dl_1g_mmdc_calib = {
  179. .p0_mpwldectrl0 = 0x001f001f,
  180. .p0_mpwldectrl1 = 0x001f001f,
  181. .p1_mpwldectrl0 = 0x001f001f,
  182. .p1_mpwldectrl1 = 0x001f001f,
  183. .p0_mpdgctrl0 = 0x420e020e,
  184. .p0_mpdgctrl1 = 0x02000200,
  185. .p1_mpdgctrl0 = 0x42020202,
  186. .p1_mpdgctrl1 = 0x01720172,
  187. .p0_mprddlctl = 0x494c4f4c,
  188. .p1_mprddlctl = 0x4a4c4c49,
  189. .p0_mpwrdlctl = 0x3f3f3133,
  190. .p1_mpwrdlctl = 0x39373f2e,
  191. };
  192. static struct mx6_mmdc_calibration mx6s_512m_mmdc_calib = {
  193. .p0_mpwldectrl0 = 0x0040003c,
  194. .p0_mpwldectrl1 = 0x0032003e,
  195. .p0_mpdgctrl0 = 0x42350231,
  196. .p0_mpdgctrl1 = 0x021a0218,
  197. .p0_mprddlctl = 0x4b4b4e49,
  198. .p0_mpwrdlctl = 0x3f3f3035,
  199. };
  200. /* DDR 64bit 1GB */
  201. static struct mx6_ddr_sysinfo mem_dl = {
  202. .dsize = 2,
  203. .cs1_mirror = 0,
  204. /* config for full 4GB range so that get_mem_size() works */
  205. .cs_density = 32,
  206. .ncs = 1,
  207. .bi_on = 1,
  208. .rtt_nom = 1,
  209. .rtt_wr = 0,
  210. .ralat = 5,
  211. .walat = 0,
  212. .mif3_mode = 3,
  213. .rst_to_cke = 0x23,
  214. .sde_to_rst = 0x10,
  215. };
  216. /* DDR 32bit 512MB */
  217. static struct mx6_ddr_sysinfo mem_s = {
  218. .dsize = 1,
  219. .cs1_mirror = 0,
  220. /* config for full 4GB range so that get_mem_size() works */
  221. .cs_density = 32,
  222. .ncs = 1,
  223. .bi_on = 1,
  224. .rtt_nom = 1,
  225. .rtt_wr = 0,
  226. .ralat = 5,
  227. .walat = 0,
  228. .mif3_mode = 3,
  229. .rst_to_cke = 0x23,
  230. .sde_to_rst = 0x10,
  231. };
  232. static void ccgr_init(void)
  233. {
  234. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  235. writel(0x00C03F3F, &ccm->CCGR0);
  236. writel(0x0030FC03, &ccm->CCGR1);
  237. writel(0x0FFFC000, &ccm->CCGR2);
  238. writel(0x3FF00000, &ccm->CCGR3);
  239. writel(0x00FFF300, &ccm->CCGR4);
  240. writel(0x0F0000C3, &ccm->CCGR5);
  241. writel(0x000003FF, &ccm->CCGR6);
  242. }
  243. static void spl_dram_init(void)
  244. {
  245. if (is_cpu_type(MXC_CPU_MX6SOLO)) {
  246. mx6sdl_dram_iocfg(32, &mx6sdl_ddr_ioregs, &mx6sdl_grp_ioregs);
  247. mx6_dram_cfg(&mem_s, &mx6s_512m_mmdc_calib, &h5tq2g63dfr);
  248. } else if (is_cpu_type(MXC_CPU_MX6DL)) {
  249. mx6sdl_dram_iocfg(64, &mx6sdl_ddr_ioregs, &mx6sdl_grp_ioregs);
  250. mx6_dram_cfg(&mem_dl, &mx6dl_1g_mmdc_calib, &h5tq2g63dfr);
  251. } else if (is_cpu_type(MXC_CPU_MX6Q)) {
  252. mx6dq_dram_iocfg(64, &mx6dq_ddr_ioregs, &mx6dq_grp_ioregs);
  253. mx6_dram_cfg(&mem_q, &mx6q_2g_mmdc_calib, &h5t04g63afr);
  254. }
  255. udelay(100);
  256. }
  257. static void setup_spi(void)
  258. {
  259. enable_spi_clk(true, 2);
  260. }
  261. #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  262. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
  263. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  264. static iomux_v3_cfg_t const uart1_pads[] = {
  265. IOMUX_PADS(PAD_CSI0_DAT10__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  266. IOMUX_PADS(PAD_CSI0_DAT11__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  267. };
  268. static void setup_iomux_uart(void)
  269. {
  270. SETUP_IOMUX_PADS(uart1_pads);
  271. }
  272. void board_init_f(ulong dummy)
  273. {
  274. ccgr_init();
  275. /* setup AIPS and disable watchdog */
  276. arch_cpu_init();
  277. gpr_init();
  278. /* iomux */
  279. setup_iomux_uart();
  280. /* setup GP timer */
  281. timer_init();
  282. /* UART clocks enabled and gd valid - init serial console */
  283. preloader_console_init();
  284. /* enable ECSPI clocks */
  285. setup_spi();
  286. /* DDR initialization */
  287. spl_dram_init();
  288. }
  289. void board_boot_order(u32 *spl_boot_list)
  290. {
  291. switch (spl_boot_device()) {
  292. case BOOT_DEVICE_MMC2:
  293. case BOOT_DEVICE_MMC1:
  294. spl_boot_list[0] = BOOT_DEVICE_MMC2;
  295. spl_boot_list[1] = BOOT_DEVICE_MMC1;
  296. break;
  297. case BOOT_DEVICE_NOR:
  298. spl_boot_list[0] = BOOT_DEVICE_NOR;
  299. break;
  300. }
  301. }
  302. #ifdef CONFIG_SPL_LOAD_FIT
  303. int board_fit_config_name_match(const char *name)
  304. {
  305. return 0;
  306. }
  307. #endif
  308. #ifdef CONFIG_SPL_OS_BOOT
  309. int spl_start_uboot(void)
  310. {
  311. char s[16];
  312. int ret;
  313. /*
  314. * We use BOOT_DEVICE_MMC1, but SD card is connected
  315. * to MMC2
  316. *
  317. * Correct "mapping" is delivered in board defined
  318. * board_boot_order() function.
  319. *
  320. * SD card boot is regarded as a "development" one,
  321. * hence we _always_ go through the u-boot.
  322. *
  323. */
  324. if (spl_boot_device() == BOOT_DEVICE_MMC1)
  325. return 1;
  326. /* break into full u-boot on 'c' */
  327. if (serial_tstc() && serial_getc() == 'c')
  328. return 1;
  329. env_init();
  330. ret = env_get_f("boot_os", s, sizeof(s));
  331. if ((ret != -1) && (strcmp(s, "no") == 0))
  332. return 1;
  333. /*
  334. * Check if SWUpdate recovery needs to be started
  335. *
  336. * recovery_status = NULL (not set - ret == -1) -> normal operation
  337. *
  338. * recovery_status = progress or
  339. * recovery_status = failed or
  340. * recovery_status = <any value> -> start SWUpdate
  341. *
  342. */
  343. ret = env_get_f("recovery_status", s, sizeof(s));
  344. if (ret != -1)
  345. return 1;
  346. return 0;
  347. }
  348. #endif /* CONFIG_SPL_OS_BOOT */
  349. #define WEIM_NOR_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  350. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  351. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
  352. #define NOR_WP IMX_GPIO_NR(1, 1)
  353. static iomux_v3_cfg_t const eimnor_pads[] = {
  354. IOMUX_PADS(PAD_EIM_D16__EIM_DATA16 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  355. IOMUX_PADS(PAD_EIM_D17__EIM_DATA17 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  356. IOMUX_PADS(PAD_EIM_D18__EIM_DATA18 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  357. IOMUX_PADS(PAD_EIM_D19__EIM_DATA19 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  358. IOMUX_PADS(PAD_EIM_D20__EIM_DATA20 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  359. IOMUX_PADS(PAD_EIM_D21__EIM_DATA21 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  360. IOMUX_PADS(PAD_EIM_D22__EIM_DATA22 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  361. IOMUX_PADS(PAD_EIM_D23__EIM_DATA23 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  362. IOMUX_PADS(PAD_EIM_D24__EIM_DATA24 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  363. IOMUX_PADS(PAD_EIM_D25__EIM_DATA25 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  364. IOMUX_PADS(PAD_EIM_D26__EIM_DATA26 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  365. IOMUX_PADS(PAD_EIM_D27__EIM_DATA27 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  366. IOMUX_PADS(PAD_EIM_D28__EIM_DATA28 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  367. IOMUX_PADS(PAD_EIM_D29__EIM_DATA29 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  368. IOMUX_PADS(PAD_EIM_D30__EIM_DATA30 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  369. IOMUX_PADS(PAD_EIM_D31__EIM_DATA31 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  370. IOMUX_PADS(PAD_EIM_DA0__EIM_AD00 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  371. IOMUX_PADS(PAD_EIM_DA1__EIM_AD01 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  372. IOMUX_PADS(PAD_EIM_DA2__EIM_AD02 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  373. IOMUX_PADS(PAD_EIM_DA3__EIM_AD03 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  374. IOMUX_PADS(PAD_EIM_DA4__EIM_AD04 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  375. IOMUX_PADS(PAD_EIM_DA5__EIM_AD05 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  376. IOMUX_PADS(PAD_EIM_DA6__EIM_AD06 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  377. IOMUX_PADS(PAD_EIM_DA7__EIM_AD07 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  378. IOMUX_PADS(PAD_EIM_DA8__EIM_AD08 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  379. IOMUX_PADS(PAD_EIM_DA9__EIM_AD09 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  380. IOMUX_PADS(PAD_EIM_DA10__EIM_AD10 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  381. IOMUX_PADS(PAD_EIM_DA11__EIM_AD11 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  382. IOMUX_PADS(PAD_EIM_DA12__EIM_AD12 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  383. IOMUX_PADS(PAD_EIM_DA13__EIM_AD13 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  384. IOMUX_PADS(PAD_EIM_DA14__EIM_AD14 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  385. IOMUX_PADS(PAD_EIM_DA15__EIM_AD15 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  386. IOMUX_PADS(PAD_EIM_A16__EIM_ADDR16 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  387. IOMUX_PADS(PAD_EIM_A17__EIM_ADDR17 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  388. IOMUX_PADS(PAD_EIM_A18__EIM_ADDR18 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  389. IOMUX_PADS(PAD_EIM_A19__EIM_ADDR19 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  390. IOMUX_PADS(PAD_EIM_A20__EIM_ADDR20 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  391. IOMUX_PADS(PAD_EIM_A21__EIM_ADDR21 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  392. IOMUX_PADS(PAD_EIM_A22__EIM_ADDR22 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  393. IOMUX_PADS(PAD_EIM_A23__EIM_ADDR23 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  394. IOMUX_PADS(PAD_EIM_A24__EIM_ADDR24 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  395. IOMUX_PADS(PAD_EIM_A25__EIM_ADDR25 | MUX_PAD_CTRL(WEIM_NOR_PAD_CTRL)),
  396. IOMUX_PADS(PAD_EIM_OE__EIM_OE_B | MUX_PAD_CTRL(NO_PAD_CTRL)),
  397. IOMUX_PADS(PAD_EIM_RW__EIM_RW | MUX_PAD_CTRL(NO_PAD_CTRL)),
  398. IOMUX_PADS(PAD_EIM_CS0__EIM_CS0_B | MUX_PAD_CTRL(NO_PAD_CTRL)),
  399. IOMUX_PADS(PAD_GPIO_1__GPIO1_IO01 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  400. };
  401. static void eimnor_cs_setup(void)
  402. {
  403. struct weim *weim_regs = (struct weim *)WEIM_BASE_ADDR;
  404. /* NOR configuration */
  405. writel(0x00620181, &weim_regs->cs0gcr1);
  406. writel(0x00000001, &weim_regs->cs0gcr2);
  407. writel(0x0b020000, &weim_regs->cs0rcr1);
  408. writel(0x0000b000, &weim_regs->cs0rcr2);
  409. writel(0x0804a240, &weim_regs->cs0wcr1);
  410. writel(0x00000000, &weim_regs->cs0wcr2);
  411. writel(0x00000120, &weim_regs->wcr);
  412. writel(0x00000010, &weim_regs->wiar);
  413. writel(0x00000000, &weim_regs->ear);
  414. set_chipselect_size(CS0_128);
  415. }
  416. static void setup_eimnor(void)
  417. {
  418. SETUP_IOMUX_PADS(eimnor_pads);
  419. gpio_direction_output(NOR_WP, 1);
  420. enable_eim_clk(1);
  421. eimnor_cs_setup();
  422. }
  423. #define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
  424. PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
  425. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  426. #define USDHC2_CD_GPIO IMX_GPIO_NR(1, 4)
  427. static iomux_v3_cfg_t const usdhc2_pads[] = {
  428. IOMUX_PADS(PAD_SD2_CLK__SD2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  429. IOMUX_PADS(PAD_SD2_CMD__SD2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  430. IOMUX_PADS(PAD_SD2_DAT0__SD2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  431. IOMUX_PADS(PAD_SD2_DAT1__SD2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  432. IOMUX_PADS(PAD_SD2_DAT2__SD2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  433. IOMUX_PADS(PAD_SD2_DAT3__SD2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  434. /* Carrier MicroSD Card Detect */
  435. IOMUX_PADS(PAD_GPIO_4__GPIO1_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  436. };
  437. static iomux_v3_cfg_t const usdhc3_pads[] = {
  438. IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  439. IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  440. IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  441. IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  442. IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  443. IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  444. IOMUX_PADS(PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  445. IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  446. IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  447. IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  448. IOMUX_PADS(PAD_SD3_RST__SD3_RESET | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  449. };
  450. static struct fsl_esdhc_cfg usdhc_cfg[2] = {
  451. {USDHC3_BASE_ADDR},
  452. {USDHC2_BASE_ADDR},
  453. };
  454. int board_mmc_getcd(struct mmc *mmc)
  455. {
  456. struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
  457. int ret = 0;
  458. switch (cfg->esdhc_base) {
  459. case USDHC2_BASE_ADDR:
  460. ret = !gpio_get_value(USDHC2_CD_GPIO);
  461. break;
  462. case USDHC3_BASE_ADDR:
  463. /*
  464. * eMMC don't have card detect pin - since it is soldered to the
  465. * PCB board
  466. */
  467. ret = 1;
  468. break;
  469. }
  470. return ret;
  471. }
  472. int board_mmc_init(bd_t *bis)
  473. {
  474. int ret;
  475. u32 index = 0;
  476. /*
  477. * MMC MAP
  478. * (U-Boot device node) (Physical Port)
  479. * mmc0 Soldered on board eMMC device
  480. * mmc1 MicroSD card
  481. */
  482. for (index = 0; index < CONFIG_SYS_FSL_USDHC_NUM; ++index) {
  483. switch (index) {
  484. case 0:
  485. SETUP_IOMUX_PADS(usdhc3_pads);
  486. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  487. usdhc_cfg[0].max_bus_width = 8;
  488. break;
  489. case 1:
  490. SETUP_IOMUX_PADS(usdhc2_pads);
  491. usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
  492. usdhc_cfg[1].max_bus_width = 4;
  493. gpio_direction_input(USDHC2_CD_GPIO);
  494. break;
  495. default:
  496. printf("Warning: More USDHC controllers (%d) than supported (%d)\n",
  497. index + 1, CONFIG_SYS_FSL_USDHC_NUM);
  498. return -EINVAL;
  499. }
  500. ret = fsl_esdhc_initialize(bis, &usdhc_cfg[index]);
  501. if (ret)
  502. return ret;
  503. }
  504. return 0;
  505. }
  506. #ifdef CONFIG_SPL_BOARD_INIT
  507. #define DISPLAY_EN IMX_GPIO_NR(1, 2)
  508. void spl_board_init(void)
  509. {
  510. setup_eimnor();
  511. gpio_direction_output(DISPLAY_EN, 1);
  512. }
  513. #endif /* CONFIG_SPL_BOARD_INIT */