fec.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283
  1. /*
  2. * (C) Copyright 2003-2004
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * This file is based on mpc4200fec.h
  6. * (C) Copyright Motorola, Inc., 2000
  7. *
  8. * odin ethernet header file
  9. */
  10. #ifndef __MPC8220_FEC_H
  11. #define __MPC8220_FEC_H
  12. #include <common.h>
  13. #include <mpc8220.h>
  14. #include "dma.h"
  15. typedef struct ethernet_register_set {
  16. /* [10:2]addr = 00 */
  17. /* Control and status Registers (offset 000-1FF) */
  18. volatile u32 fec_id; /* MBAR_ETH + 0x000 */
  19. volatile u32 ievent; /* MBAR_ETH + 0x004 */
  20. volatile u32 imask; /* MBAR_ETH + 0x008 */
  21. volatile u32 RES0[1]; /* MBAR_ETH + 0x00C */
  22. volatile u32 r_des_active; /* MBAR_ETH + 0x010 */
  23. volatile u32 x_des_active; /* MBAR_ETH + 0x014 */
  24. volatile u32 r_des_active_cl; /* MBAR_ETH + 0x018 */
  25. volatile u32 x_des_active_cl; /* MBAR_ETH + 0x01C */
  26. volatile u32 ivent_set; /* MBAR_ETH + 0x020 */
  27. volatile u32 ecntrl; /* MBAR_ETH + 0x024 */
  28. volatile u32 RES1[6]; /* MBAR_ETH + 0x028-03C */
  29. volatile u32 mii_data; /* MBAR_ETH + 0x040 */
  30. volatile u32 mii_speed; /* MBAR_ETH + 0x044 */
  31. volatile u32 mii_status; /* MBAR_ETH + 0x048 */
  32. volatile u32 RES2[5]; /* MBAR_ETH + 0x04C-05C */
  33. volatile u32 mib_data; /* MBAR_ETH + 0x060 */
  34. volatile u32 mib_control; /* MBAR_ETH + 0x064 */
  35. volatile u32 RES3[6]; /* MBAR_ETH + 0x068-7C */
  36. volatile u32 r_activate; /* MBAR_ETH + 0x080 */
  37. volatile u32 r_cntrl; /* MBAR_ETH + 0x084 */
  38. volatile u32 r_hash; /* MBAR_ETH + 0x088 */
  39. volatile u32 r_data; /* MBAR_ETH + 0x08C */
  40. volatile u32 ar_done; /* MBAR_ETH + 0x090 */
  41. volatile u32 r_test; /* MBAR_ETH + 0x094 */
  42. volatile u32 r_mib; /* MBAR_ETH + 0x098 */
  43. volatile u32 r_da_low; /* MBAR_ETH + 0x09C */
  44. volatile u32 r_da_high; /* MBAR_ETH + 0x0A0 */
  45. volatile u32 RES4[7]; /* MBAR_ETH + 0x0A4-0BC */
  46. volatile u32 x_activate; /* MBAR_ETH + 0x0C0 */
  47. volatile u32 x_cntrl; /* MBAR_ETH + 0x0C4 */
  48. volatile u32 backoff; /* MBAR_ETH + 0x0C8 */
  49. volatile u32 x_data; /* MBAR_ETH + 0x0CC */
  50. volatile u32 x_status; /* MBAR_ETH + 0x0D0 */
  51. volatile u32 x_mib; /* MBAR_ETH + 0x0D4 */
  52. volatile u32 x_test; /* MBAR_ETH + 0x0D8 */
  53. volatile u32 fdxfc_da1; /* MBAR_ETH + 0x0DC */
  54. volatile u32 fdxfc_da2; /* MBAR_ETH + 0x0E0 */
  55. volatile u32 paddr1; /* MBAR_ETH + 0x0E4 */
  56. volatile u32 paddr2; /* MBAR_ETH + 0x0E8 */
  57. volatile u32 op_pause; /* MBAR_ETH + 0x0EC */
  58. volatile u32 RES5[4]; /* MBAR_ETH + 0x0F0-0FC */
  59. volatile u32 instr_reg; /* MBAR_ETH + 0x100 */
  60. volatile u32 context_reg; /* MBAR_ETH + 0x104 */
  61. volatile u32 test_cntrl; /* MBAR_ETH + 0x108 */
  62. volatile u32 acc_reg; /* MBAR_ETH + 0x10C */
  63. volatile u32 ones; /* MBAR_ETH + 0x110 */
  64. volatile u32 zeros; /* MBAR_ETH + 0x114 */
  65. volatile u32 iaddr1; /* MBAR_ETH + 0x118 */
  66. volatile u32 iaddr2; /* MBAR_ETH + 0x11C */
  67. volatile u32 gaddr1; /* MBAR_ETH + 0x120 */
  68. volatile u32 gaddr2; /* MBAR_ETH + 0x124 */
  69. volatile u32 random; /* MBAR_ETH + 0x128 */
  70. volatile u32 rand1; /* MBAR_ETH + 0x12C */
  71. volatile u32 tmp; /* MBAR_ETH + 0x130 */
  72. volatile u32 RES6[3]; /* MBAR_ETH + 0x134-13C */
  73. volatile u32 fifo_id; /* MBAR_ETH + 0x140 */
  74. volatile u32 x_wmrk; /* MBAR_ETH + 0x144 */
  75. volatile u32 fcntrl; /* MBAR_ETH + 0x148 */
  76. volatile u32 r_bound; /* MBAR_ETH + 0x14C */
  77. volatile u32 r_fstart; /* MBAR_ETH + 0x150 */
  78. volatile u32 r_count; /* MBAR_ETH + 0x154 */
  79. volatile u32 r_lag; /* MBAR_ETH + 0x158 */
  80. volatile u32 r_read; /* MBAR_ETH + 0x15C */
  81. volatile u32 r_write; /* MBAR_ETH + 0x160 */
  82. volatile u32 x_count; /* MBAR_ETH + 0x164 */
  83. volatile u32 x_lag; /* MBAR_ETH + 0x168 */
  84. volatile u32 x_retry; /* MBAR_ETH + 0x16C */
  85. volatile u32 x_write; /* MBAR_ETH + 0x170 */
  86. volatile u32 x_read; /* MBAR_ETH + 0x174 */
  87. volatile u32 RES7[2]; /* MBAR_ETH + 0x178-17C */
  88. volatile u32 fm_cntrl; /* MBAR_ETH + 0x180 */
  89. volatile u32 rfifo_data; /* MBAR_ETH + 0x184 */
  90. volatile u32 rfifo_status; /* MBAR_ETH + 0x188 */
  91. volatile u32 rfifo_cntrl; /* MBAR_ETH + 0x18C */
  92. volatile u32 rfifo_lrf_ptr; /* MBAR_ETH + 0x190 */
  93. volatile u32 rfifo_lwf_ptr; /* MBAR_ETH + 0x194 */
  94. volatile u32 rfifo_alarm; /* MBAR_ETH + 0x198 */
  95. volatile u32 rfifo_rdptr; /* MBAR_ETH + 0x19C */
  96. volatile u32 rfifo_wrptr; /* MBAR_ETH + 0x1A0 */
  97. volatile u32 tfifo_data; /* MBAR_ETH + 0x1A4 */
  98. volatile u32 tfifo_status; /* MBAR_ETH + 0x1A8 */
  99. volatile u32 tfifo_cntrl; /* MBAR_ETH + 0x1AC */
  100. volatile u32 tfifo_lrf_ptr; /* MBAR_ETH + 0x1B0 */
  101. volatile u32 tfifo_lwf_ptr; /* MBAR_ETH + 0x1B4 */
  102. volatile u32 tfifo_alarm; /* MBAR_ETH + 0x1B8 */
  103. volatile u32 tfifo_rdptr; /* MBAR_ETH + 0x1BC */
  104. volatile u32 tfifo_wrptr; /* MBAR_ETH + 0x1C0 */
  105. volatile u32 reset_cntrl; /* MBAR_ETH + 0x1C4 */
  106. volatile u32 xmit_fsm; /* MBAR_ETH + 0x1C8 */
  107. volatile u32 RES8[3]; /* MBAR_ETH + 0x1CC-1D4 */
  108. volatile u32 rdes_data0; /* MBAR_ETH + 0x1D8 */
  109. volatile u32 rdes_data1; /* MBAR_ETH + 0x1DC */
  110. volatile u32 r_length; /* MBAR_ETH + 0x1E0 */
  111. volatile u32 x_length; /* MBAR_ETH + 0x1E4 */
  112. volatile u32 x_addr; /* MBAR_ETH + 0x1E8 */
  113. volatile u32 cdes_data; /* MBAR_ETH + 0x1EC */
  114. volatile u32 status; /* MBAR_ETH + 0x1F0 */
  115. volatile u32 dma_control; /* MBAR_ETH + 0x1F4 */
  116. volatile u32 des_cmnd; /* MBAR_ETH + 0x1F8 */
  117. volatile u32 data; /* MBAR_ETH + 0x1FC */
  118. /* MIB COUNTERS (Offset 200-2FF) */
  119. volatile u32 rmon_t_drop; /* MBAR_ETH + 0x200 */
  120. volatile u32 rmon_t_packets; /* MBAR_ETH + 0x204 */
  121. volatile u32 rmon_t_bc_pkt; /* MBAR_ETH + 0x208 */
  122. volatile u32 rmon_t_mc_pkt; /* MBAR_ETH + 0x20C */
  123. volatile u32 rmon_t_crc_align; /* MBAR_ETH + 0x210 */
  124. volatile u32 rmon_t_undersize; /* MBAR_ETH + 0x214 */
  125. volatile u32 rmon_t_oversize; /* MBAR_ETH + 0x218 */
  126. volatile u32 rmon_t_frag; /* MBAR_ETH + 0x21C */
  127. volatile u32 rmon_t_jab; /* MBAR_ETH + 0x220 */
  128. volatile u32 rmon_t_col; /* MBAR_ETH + 0x224 */
  129. volatile u32 rmon_t_p64; /* MBAR_ETH + 0x228 */
  130. volatile u32 rmon_t_p65to127; /* MBAR_ETH + 0x22C */
  131. volatile u32 rmon_t_p128to255; /* MBAR_ETH + 0x230 */
  132. volatile u32 rmon_t_p256to511; /* MBAR_ETH + 0x234 */
  133. volatile u32 rmon_t_p512to1023; /* MBAR_ETH + 0x238 */
  134. volatile u32 rmon_t_p1024to2047;/* MBAR_ETH + 0x23C */
  135. volatile u32 rmon_t_p_gte2048; /* MBAR_ETH + 0x240 */
  136. volatile u32 rmon_t_octets; /* MBAR_ETH + 0x244 */
  137. volatile u32 ieee_t_drop; /* MBAR_ETH + 0x248 */
  138. volatile u32 ieee_t_frame_ok; /* MBAR_ETH + 0x24C */
  139. volatile u32 ieee_t_1col; /* MBAR_ETH + 0x250 */
  140. volatile u32 ieee_t_mcol; /* MBAR_ETH + 0x254 */
  141. volatile u32 ieee_t_def; /* MBAR_ETH + 0x258 */
  142. volatile u32 ieee_t_lcol; /* MBAR_ETH + 0x25C */
  143. volatile u32 ieee_t_excol; /* MBAR_ETH + 0x260 */
  144. volatile u32 ieee_t_macerr; /* MBAR_ETH + 0x264 */
  145. volatile u32 ieee_t_cserr; /* MBAR_ETH + 0x268 */
  146. volatile u32 ieee_t_sqe; /* MBAR_ETH + 0x26C */
  147. volatile u32 t_fdxfc; /* MBAR_ETH + 0x270 */
  148. volatile u32 ieee_t_octets_ok; /* MBAR_ETH + 0x274 */
  149. volatile u32 RES9[2]; /* MBAR_ETH + 0x278-27C */
  150. volatile u32 rmon_r_drop; /* MBAR_ETH + 0x280 */
  151. volatile u32 rmon_r_packets; /* MBAR_ETH + 0x284 */
  152. volatile u32 rmon_r_bc_pkt; /* MBAR_ETH + 0x288 */
  153. volatile u32 rmon_r_mc_pkt; /* MBAR_ETH + 0x28C */
  154. volatile u32 rmon_r_crc_align; /* MBAR_ETH + 0x290 */
  155. volatile u32 rmon_r_undersize; /* MBAR_ETH + 0x294 */
  156. volatile u32 rmon_r_oversize; /* MBAR_ETH + 0x298 */
  157. volatile u32 rmon_r_frag; /* MBAR_ETH + 0x29C */
  158. volatile u32 rmon_r_jab; /* MBAR_ETH + 0x2A0 */
  159. volatile u32 rmon_r_resvd_0; /* MBAR_ETH + 0x2A4 */
  160. volatile u32 rmon_r_p64; /* MBAR_ETH + 0x2A8 */
  161. volatile u32 rmon_r_p65to127; /* MBAR_ETH + 0x2AC */
  162. volatile u32 rmon_r_p128to255; /* MBAR_ETH + 0x2B0 */
  163. volatile u32 rmon_r_p256to511; /* MBAR_ETH + 0x2B4 */
  164. volatile u32 rmon_r_p512to1023; /* MBAR_ETH + 0x2B8 */
  165. volatile u32 rmon_r_p1024to2047;/* MBAR_ETH + 0x2BC */
  166. volatile u32 rmon_r_p_gte2048; /* MBAR_ETH + 0x2C0 */
  167. volatile u32 rmon_r_octets; /* MBAR_ETH + 0x2C4 */
  168. volatile u32 ieee_r_drop; /* MBAR_ETH + 0x2C8 */
  169. volatile u32 ieee_r_frame_ok; /* MBAR_ETH + 0x2CC */
  170. volatile u32 ieee_r_crc; /* MBAR_ETH + 0x2D0 */
  171. volatile u32 ieee_r_align; /* MBAR_ETH + 0x2D4 */
  172. volatile u32 r_macerr; /* MBAR_ETH + 0x2D8 */
  173. volatile u32 r_fdxfc; /* MBAR_ETH + 0x2DC */
  174. volatile u32 ieee_r_octets_ok; /* MBAR_ETH + 0x2E0 */
  175. volatile u32 RES10[6]; /* MBAR_ETH + 0x2E4-2FC */
  176. volatile u32 RES11[64]; /* MBAR_ETH + 0x300-3FF */
  177. } ethernet_regs;
  178. /* Receive & Transmit Buffer Descriptor definitions */
  179. typedef struct BufferDescriptor {
  180. u16 status;
  181. u16 dataLength;
  182. u32 dataPointer;
  183. } FEC_RBD;
  184. typedef struct {
  185. u16 status;
  186. u16 dataLength;
  187. u32 dataPointer;
  188. } FEC_TBD;
  189. /* private structure */
  190. typedef enum {
  191. SEVENWIRE, /* 7-wire */
  192. MII10, /* MII 10Mbps */
  193. MII100 /* MII 100Mbps */
  194. } xceiver_type;
  195. typedef struct {
  196. ethernet_regs *eth;
  197. xceiver_type xcv_type; /* transceiver type */
  198. FEC_RBD *rbdBase; /* RBD ring */
  199. FEC_TBD *tbdBase; /* TBD ring */
  200. u16 rbdIndex; /* next receive BD to read */
  201. u16 tbdIndex; /* next transmit BD to send */
  202. u16 usedTbdIndex; /* next transmit BD to clean */
  203. u16 cleanTbdNum; /* the number of available transmit BDs */
  204. } mpc8220_fec_priv;
  205. /* Ethernet parameter area */
  206. #define FEC_TBD_BASE (FEC_PARAM_BASE + 0x00)
  207. #define FEC_TBD_NEXT (FEC_PARAM_BASE + 0x04)
  208. #define FEC_RBD_BASE (FEC_PARAM_BASE + 0x08)
  209. #define FEC_RBD_NEXT (FEC_PARAM_BASE + 0x0c)
  210. /* BD Numer definitions */
  211. #define FEC_TBD_NUM 48 /* The user can adjust this value */
  212. #define FEC_RBD_NUM 32 /* The user can adjust this value */
  213. /* packet size limit */
  214. #define FEC_MAX_PKT_SIZE 1536
  215. /* RBD bits definitions */
  216. #define FEC_RBD_EMPTY 0x8000 /* Buffer is empty */
  217. #define FEC_RBD_WRAP 0x2000 /* Last BD in ring */
  218. #define FEC_RBD_INT 0x1000 /* Interrupt */
  219. #define FEC_RBD_LAST 0x0800 /* Buffer is last in frame(useless) */
  220. #define FEC_RBD_MISS 0x0100 /* Miss bit for prom mode */
  221. #define FEC_RBD_BC 0x0080 /* The received frame is broadcast frame */
  222. #define FEC_RBD_MC 0x0040 /* The received frame is multicast frame */
  223. #define FEC_RBD_LG 0x0020 /* Frame length violation */
  224. #define FEC_RBD_NO 0x0010 /* Nonoctet align frame */
  225. #define FEC_RBD_SH 0x0008 /* Short frame */
  226. #define FEC_RBD_CR 0x0004 /* CRC error */
  227. #define FEC_RBD_OV 0x0002 /* Receive FIFO overrun */
  228. #define FEC_RBD_TR 0x0001 /* Frame is truncated */
  229. #define FEC_RBD_ERR (FEC_RBD_LG | FEC_RBD_NO | FEC_RBD_CR | \
  230. FEC_RBD_OV | FEC_RBD_TR)
  231. /* TBD bits definitions */
  232. #define FEC_TBD_READY 0x8000 /* Buffer is ready */
  233. #define FEC_TBD_WRAP 0x2000 /* Last BD in ring */
  234. #define FEC_TBD_INT 0x1000 /* Interrupt */
  235. #define FEC_TBD_LAST 0x0800 /* Buffer is last in frame */
  236. #define FEC_TBD_TC 0x0400 /* Transmit the CRC */
  237. #define FEC_TBD_ABC 0x0200 /* Append bad CRC */
  238. /* MII-related definitios */
  239. #define FEC_MII_DATA_ST 0x40000000 /* Start of frame delimiter */
  240. #define FEC_MII_DATA_OP_RD 0x20000000 /* Perform a read operation */
  241. #define FEC_MII_DATA_OP_WR 0x10000000 /* Perform a write operation */
  242. #define FEC_MII_DATA_PA_MSK 0x0f800000 /* PHY Address field mask */
  243. #define FEC_MII_DATA_RA_MSK 0x007c0000 /* PHY Register field mask */
  244. #define FEC_MII_DATA_TA 0x00020000 /* Turnaround */
  245. #define FEC_MII_DATA_DATAMSK 0x0000ffff /* PHY data field */
  246. #define FEC_MII_DATA_RA_SHIFT 18 /* MII Register address bits */
  247. #define FEC_MII_DATA_PA_SHIFT 23 /* MII PHY address bits */
  248. #endif /* __MPC8220_FEC_H */