uniphier-ph1-ld4-ref.dts 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. /*
  2. * Device Tree Source for UniPhier PH1-LD4 Reference Board
  3. *
  4. * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+ X11
  7. */
  8. /dts-v1/;
  9. /include/ "uniphier-ph1-ld4.dtsi"
  10. /include/ "uniphier-ref-daughter.dtsi"
  11. / {
  12. model = "UniPhier PH1-LD4 Reference Board";
  13. compatible = "socionext,ph1-ld4-ref", "socionext,ph1-ld4";
  14. memory {
  15. device_type = "memory";
  16. reg = <0x80000000 0x20000000>;
  17. };
  18. chosen {
  19. stdout-path = "serial0:115200n8";
  20. };
  21. aliases {
  22. serial0 = &serial0;
  23. serial1 = &serial1;
  24. serial2 = &serial2;
  25. serial3 = &serial3;
  26. i2c0 = &i2c0;
  27. i2c1 = &i2c1;
  28. i2c2 = &i2c2;
  29. i2c3 = &i2c3;
  30. };
  31. };
  32. &serial0 {
  33. status = "okay";
  34. };
  35. &serial2 {
  36. status = "okay";
  37. };
  38. &serial3 {
  39. status = "okay";
  40. };
  41. &i2c0 {
  42. status = "okay";
  43. };
  44. &usb0 {
  45. status = "okay";
  46. };
  47. &usb1 {
  48. status = "okay";
  49. };
  50. /* for U-Boot only */
  51. / {
  52. soc {
  53. u-boot,dm-pre-reloc;
  54. };
  55. };
  56. &serial0 {
  57. u-boot,dm-pre-reloc;
  58. };
  59. &pinctrl {
  60. u-boot,dm-pre-reloc;
  61. };
  62. &pinctrl_uart0 {
  63. u-boot,dm-pre-reloc;
  64. };