spl.c 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /* Copyright 2014 Freescale Semiconductor, Inc.
  3. */
  4. #include <common.h>
  5. #include <console.h>
  6. #include <env_internal.h>
  7. #include <malloc.h>
  8. #include <ns16550.h>
  9. #include <nand.h>
  10. #include <i2c.h>
  11. #include <mmc.h>
  12. #include <fsl_esdhc.h>
  13. #include <spi_flash.h>
  14. #include "../common/qixis.h"
  15. #include "t102xqds_qixis.h"
  16. #include "../common/spl.h"
  17. DECLARE_GLOBAL_DATA_PTR;
  18. phys_size_t get_effective_memsize(void)
  19. {
  20. return CONFIG_SYS_L3_SIZE;
  21. }
  22. unsigned long get_board_sys_clk(void)
  23. {
  24. u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
  25. switch (sysclk_conf & 0x0F) {
  26. case QIXIS_SYSCLK_83:
  27. return 83333333;
  28. case QIXIS_SYSCLK_100:
  29. return 100000000;
  30. case QIXIS_SYSCLK_125:
  31. return 125000000;
  32. case QIXIS_SYSCLK_133:
  33. return 133333333;
  34. case QIXIS_SYSCLK_150:
  35. return 150000000;
  36. case QIXIS_SYSCLK_160:
  37. return 160000000;
  38. case QIXIS_SYSCLK_166:
  39. return 166666666;
  40. }
  41. return 66666666;
  42. }
  43. unsigned long get_board_ddr_clk(void)
  44. {
  45. u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
  46. switch ((ddrclk_conf & 0x30) >> 4) {
  47. case QIXIS_DDRCLK_100:
  48. return 100000000;
  49. case QIXIS_DDRCLK_125:
  50. return 125000000;
  51. case QIXIS_DDRCLK_133:
  52. return 133333333;
  53. }
  54. return 66666666;
  55. }
  56. void board_init_f(ulong bootflag)
  57. {
  58. u32 plat_ratio, sys_clk, ccb_clk;
  59. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  60. #if defined(CONFIG_ARCH_T1040) && defined(CONFIG_SPL_NAND_BOOT)
  61. /*
  62. * There is T1040 SoC issue where NOR, FPGA are inaccessible during
  63. * NAND boot because IFC signals > IFC_AD7 are not enabled.
  64. * This workaround changes RCW source to make all signals enabled.
  65. */
  66. u32 porsr1, pinctl;
  67. #define FSL_CORENET_CCSR_PORSR1_RCW_MASK 0xFF800000
  68. porsr1 = in_be32(&gur->porsr1);
  69. pinctl = ((porsr1 & ~(FSL_CORENET_CCSR_PORSR1_RCW_MASK)) | 0x24800000);
  70. out_be32((unsigned int *)(CONFIG_SYS_DCSRBAR + 0x20000), pinctl);
  71. #endif
  72. /* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
  73. memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
  74. /* Update GD pointer */
  75. gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
  76. console_init_f();
  77. /* initialize selected port with appropriate baud rate */
  78. sys_clk = get_board_sys_clk();
  79. plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
  80. ccb_clk = sys_clk * plat_ratio / 2;
  81. NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
  82. ccb_clk / 16 / CONFIG_BAUDRATE);
  83. #if defined(CONFIG_SPL_MMC_BOOT)
  84. puts("\nSD boot...\n");
  85. #elif defined(CONFIG_SPL_SPI_BOOT)
  86. puts("\nSPI boot...\n");
  87. #elif defined(CONFIG_SPL_NAND_BOOT)
  88. puts("\nNAND boot...\n");
  89. #endif
  90. relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
  91. }
  92. void board_init_r(gd_t *gd, ulong dest_addr)
  93. {
  94. bd_t *bd;
  95. bd = (bd_t *)(gd + sizeof(gd_t));
  96. memset(bd, 0, sizeof(bd_t));
  97. gd->bd = bd;
  98. bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
  99. bd->bi_memsize = CONFIG_SYS_L3_SIZE;
  100. arch_cpu_init();
  101. get_clocks();
  102. mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
  103. CONFIG_SPL_RELOC_MALLOC_SIZE);
  104. gd->flags |= GD_FLG_FULL_MALLOC_INIT;
  105. #ifdef CONFIG_SPL_NAND_BOOT
  106. nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  107. (uchar *)SPL_ENV_ADDR);
  108. #endif
  109. #ifdef CONFIG_SPL_MMC_BOOT
  110. mmc_initialize(bd);
  111. mmc_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  112. (uchar *)SPL_ENV_ADDR);
  113. #endif
  114. #ifdef CONFIG_SPL_SPI_BOOT
  115. fsl_spi_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  116. (uchar *)SPL_ENV_ADDR);
  117. #endif
  118. gd->env_addr = (ulong)(SPL_ENV_ADDR);
  119. gd->env_valid = ENV_VALID;
  120. i2c_init_all();
  121. dram_init();
  122. #ifdef CONFIG_SPL_MMC_BOOT
  123. mmc_boot();
  124. #elif defined(CONFIG_SPL_SPI_BOOT)
  125. fsl_spi_boot();
  126. #elif defined(CONFIG_SPL_NAND_BOOT)
  127. nand_boot();
  128. #endif
  129. }