spl.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /* Copyright 2013 Freescale Semiconductor, Inc.
  3. */
  4. #include <common.h>
  5. #include <console.h>
  6. #include <env.h>
  7. #include <env_internal.h>
  8. #include <asm/spl.h>
  9. #include <malloc.h>
  10. #include <ns16550.h>
  11. #include <nand.h>
  12. #include <i2c.h>
  13. #include "../common/qixis.h"
  14. #include "b4860qds_qixis.h"
  15. DECLARE_GLOBAL_DATA_PTR;
  16. phys_size_t get_effective_memsize(void)
  17. {
  18. return CONFIG_SYS_L3_SIZE;
  19. }
  20. unsigned long get_board_sys_clk(void)
  21. {
  22. u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
  23. switch ((sysclk_conf & 0x0C) >> 2) {
  24. case QIXIS_CLK_100:
  25. return 100000000;
  26. case QIXIS_CLK_125:
  27. return 125000000;
  28. case QIXIS_CLK_133:
  29. return 133333333;
  30. }
  31. return 66666666;
  32. }
  33. unsigned long get_board_ddr_clk(void)
  34. {
  35. u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
  36. switch (ddrclk_conf & 0x03) {
  37. case QIXIS_CLK_100:
  38. return 100000000;
  39. case QIXIS_CLK_125:
  40. return 125000000;
  41. case QIXIS_CLK_133:
  42. return 133333333;
  43. }
  44. return 66666666;
  45. }
  46. void board_init_f(ulong bootflag)
  47. {
  48. u32 plat_ratio, sys_clk, uart_clk;
  49. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  50. /* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
  51. memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
  52. /* Update GD pointer */
  53. gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
  54. /* compiler optimization barrier needed for GCC >= 3.4 */
  55. __asm__ __volatile__("" : : : "memory");
  56. console_init_f();
  57. /* initialize selected port with appropriate baud rate */
  58. sys_clk = get_board_sys_clk();
  59. plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
  60. uart_clk = sys_clk * plat_ratio / 2;
  61. NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
  62. uart_clk / 16 / CONFIG_BAUDRATE);
  63. relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
  64. }
  65. void board_init_r(gd_t *gd, ulong dest_addr)
  66. {
  67. bd_t *bd;
  68. bd = (bd_t *)(gd + sizeof(gd_t));
  69. memset(bd, 0, sizeof(bd_t));
  70. gd->bd = bd;
  71. bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
  72. bd->bi_memsize = CONFIG_SYS_L3_SIZE;
  73. arch_cpu_init();
  74. get_clocks();
  75. mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
  76. CONFIG_SPL_RELOC_MALLOC_SIZE);
  77. gd->flags |= GD_FLG_FULL_MALLOC_INIT;
  78. #ifndef CONFIG_SPL_NAND_BOOT
  79. env_init();
  80. env_relocate();
  81. #else
  82. /* relocate environment function pointers etc. */
  83. nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  84. (uchar *)SPL_ENV_ADDR);
  85. gd->env_addr = (ulong)(SPL_ENV_ADDR);
  86. gd->env_valid = ENV_VALID;
  87. #endif
  88. i2c_init_all();
  89. puts("\n\n");
  90. dram_init();
  91. #ifdef CONFIG_SPL_NAND_BOOT
  92. nand_boot();
  93. #endif
  94. }