zynqmpimage.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2016 Michal Simek <michals@xilinx.com>
  4. * Copyright (C) 2015 Nathan Rossi <nathan@nathanrossi.com>
  5. *
  6. * The following Boot Header format/structures and values are defined in the
  7. * following documents:
  8. * * ug1085 ZynqMP TRM doc v1.4 (Chapter 11, Table 11-4)
  9. * * ug1137 ZynqMP Software Developer Guide v6.0 (Chapter 16)
  10. */
  11. #ifndef _ZYNQMPIMAGE_H_
  12. #define _ZYNQMPIMAGE_H_
  13. #include <stdint.h>
  14. #define HEADER_INTERRUPT_DEFAULT (cpu_to_le32(0xeafffffe))
  15. #define HEADER_REGINIT_NULL (cpu_to_le32(0xffffffff))
  16. #define HEADER_WIDTHDETECTION (cpu_to_le32(0xaa995566))
  17. #define HEADER_IMAGEIDENTIFIER (cpu_to_le32(0x584c4e58))
  18. #define HEADER_CPU_SELECT_MASK (0x3 << 10)
  19. #define HEADER_CPU_SELECT_R5_SINGLE (0x0 << 10)
  20. #define HEADER_CPU_SELECT_A53_32BIT (0x1 << 10)
  21. #define HEADER_CPU_SELECT_A53_64BIT (0x2 << 10)
  22. #define HEADER_CPU_SELECT_R5_DUAL (0x3 << 10)
  23. enum {
  24. ENCRYPTION_EFUSE = 0xa5c3c5a3,
  25. ENCRYPTION_OEFUSE = 0xa5c3c5a7,
  26. ENCRYPTION_BBRAM = 0x3a5c3c5a,
  27. ENCRYPTION_OBBRAM = 0xa35c7ca5,
  28. ENCRYPTION_NONE = 0x0,
  29. };
  30. struct zynqmp_reginit {
  31. uint32_t address;
  32. uint32_t data;
  33. };
  34. #define HEADER_INTERRUPT_VECTORS 8
  35. #define HEADER_REGINITS 256
  36. struct image_header_table {
  37. uint32_t version; /* 0x00 */
  38. uint32_t nr_parts; /* 0x04 */
  39. uint32_t partition_header_offset; /* 0x08, divided by 4 */
  40. uint32_t image_header_offset; /* 0x0c, divided by 4 */
  41. uint32_t auth_certificate_offset; /* 0x10 */
  42. uint32_t boot_device; /* 0x14 */
  43. uint32_t __reserved1[9]; /* 0x18 - 0x38 */
  44. uint32_t checksum; /* 0x3c */
  45. };
  46. #define PART_ATTR_VEC_LOCATION 0x800000
  47. #define PART_ATTR_BS_BLOCK_SIZE_MASK 0x700000
  48. #define PART_ATTR_BS_BLOCK_SIZE_DEFAULT 0x000000
  49. #define PART_ATTR_BS_BLOCK_SIZE_8MB 0x400000
  50. #define PART_ATTR_BIG_ENDIAN 0x040000
  51. #define PART_ATTR_PART_OWNER_MASK 0x030000
  52. #define PART_ATTR_PART_OWNER_FSBL 0x000000
  53. #define PART_ATTR_PART_OWNER_UBOOT 0x010000
  54. #define PART_ATTR_RSA_SIG 0x008000
  55. #define PART_ATTR_CHECKSUM_MASK 0x007000
  56. #define PART_ATTR_CHECKSUM_NONE 0x000000
  57. #define PART_ATTR_CHECKSUM_MD5 0x001000
  58. #define PART_ATTR_CHECKSUM_SHA2 0x002000
  59. #define PART_ATTR_CHECKSUM_SHA3 0x003000
  60. #define PART_ATTR_DEST_CPU_SHIFT 8
  61. #define PART_ATTR_DEST_CPU_MASK 0x000f00
  62. #define PART_ATTR_DEST_CPU_NONE 0x000000
  63. #define PART_ATTR_DEST_CPU_A53_0 0x000100
  64. #define PART_ATTR_DEST_CPU_A53_1 0x000200
  65. #define PART_ATTR_DEST_CPU_A53_2 0x000300
  66. #define PART_ATTR_DEST_CPU_A53_3 0x000400
  67. #define PART_ATTR_DEST_CPU_R5_0 0x000500
  68. #define PART_ATTR_DEST_CPU_R5_1 0x000600
  69. #define PART_ATTR_DEST_CPU_R5_L 0x000700
  70. #define PART_ATTR_DEST_CPU_PMU 0x000800
  71. #define PART_ATTR_ENCRYPTED 0x000080
  72. #define PART_ATTR_DEST_DEVICE_SHIFT 4
  73. #define PART_ATTR_DEST_DEVICE_MASK 0x000070
  74. #define PART_ATTR_DEST_DEVICE_NONE 0x000000
  75. #define PART_ATTR_DEST_DEVICE_PS 0x000010
  76. #define PART_ATTR_DEST_DEVICE_PL 0x000020
  77. #define PART_ATTR_DEST_DEVICE_PMU 0x000030
  78. #define PART_ATTR_DEST_DEVICE_XIP 0x000040
  79. #define PART_ATTR_A53_EXEC_AARCH32 0x000008
  80. #define PART_ATTR_TARGET_EL_SHIFT 1
  81. #define PART_ATTR_TARGET_EL_MASK 0x000006
  82. #define PART_ATTR_TZ_SECURE 0x000001
  83. static const char *dest_cpus[0x10] = {
  84. "none", "a5x-0", "a5x-1", "a5x-2", "a5x-3", "r5-0", "r5-1",
  85. "r5-lockstep", "pmu", "unknown", "unknown", "unknown", "unknown",
  86. "unknown", "unknown", "unknown"
  87. };
  88. struct partition_header {
  89. uint32_t len_enc; /* 0x00, divided by 4 */
  90. uint32_t len_unenc; /* 0x04, divided by 4 */
  91. uint32_t len; /* 0x08, divided by 4 */
  92. uint32_t next_partition_offset; /* 0x0c */
  93. uint64_t entry_point; /* 0x10 */
  94. uint64_t load_address; /* 0x18 */
  95. uint32_t offset; /* 0x20, divided by 4 */
  96. uint32_t attributes; /* 0x24 */
  97. uint32_t __reserved1; /* 0x28 */
  98. uint32_t checksum_offset; /* 0x2c, divided by 4 */
  99. uint32_t __reserved2; /* 0x30 */
  100. uint32_t auth_certificate_offset; /* 0x34 */
  101. uint32_t __reserved3; /* 0x38 */
  102. uint32_t checksum; /* 0x3c */
  103. };
  104. struct zynqmp_header {
  105. uint32_t interrupt_vectors[HEADER_INTERRUPT_VECTORS]; /* 0x0 */
  106. uint32_t width_detection; /* 0x20 */
  107. uint32_t image_identifier; /* 0x24 */
  108. uint32_t encryption; /* 0x28 */
  109. uint32_t image_load; /* 0x2c */
  110. uint32_t image_offset; /* 0x30 */
  111. uint32_t pfw_image_length; /* 0x34 */
  112. uint32_t total_pfw_image_length; /* 0x38 */
  113. uint32_t image_size; /* 0x3c */
  114. uint32_t image_stored_size; /* 0x40 */
  115. uint32_t image_attributes; /* 0x44 */
  116. uint32_t checksum; /* 0x48 */
  117. uint32_t __reserved1[19]; /* 0x4c */
  118. uint32_t image_header_table_offset; /* 0x98 */
  119. uint32_t __reserved2[7]; /* 0x9c */
  120. struct zynqmp_reginit register_init[HEADER_REGINITS]; /* 0xb8 */
  121. uint32_t __reserved4[66]; /* 0x9c0 */
  122. };
  123. void zynqmpimage_default_header(struct zynqmp_header *ptr);
  124. void zynqmpimage_print_header(const void *ptr);
  125. #endif /* _ZYNQMPIMAGE_H_ */