cadence_qspi.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2012
  4. * Altera Corporation <www.altera.com>
  5. */
  6. #ifndef __CADENCE_QSPI_H__
  7. #define __CADENCE_QSPI_H__
  8. #include <reset.h>
  9. #define CQSPI_IS_ADDR(cmd_len) (cmd_len > 1 ? 1 : 0)
  10. #define CQSPI_NO_DECODER_MAX_CS 4
  11. #define CQSPI_DECODER_MAX_CS 16
  12. #define CQSPI_READ_CAPTURE_MAX_DELAY 16
  13. struct cadence_spi_plat {
  14. unsigned int ref_clk_hz;
  15. unsigned int max_hz;
  16. void *regbase;
  17. void *ahbbase;
  18. bool is_decoded_cs;
  19. u32 fifo_depth;
  20. u32 fifo_width;
  21. u32 trigger_address;
  22. fdt_addr_t ahbsize;
  23. bool use_dac_mode;
  24. int read_delay;
  25. u32 wr_delay;
  26. /* Flash parameters */
  27. u32 page_size;
  28. u32 block_size;
  29. u32 tshsl_ns;
  30. u32 tsd2d_ns;
  31. u32 tchsh_ns;
  32. u32 tslch_ns;
  33. /* Transaction protocol parameters. */
  34. u8 inst_width;
  35. u8 addr_width;
  36. u8 data_width;
  37. bool dtr;
  38. };
  39. struct cadence_spi_priv {
  40. void *regbase;
  41. void *ahbbase;
  42. size_t cmd_len;
  43. u8 cmd_buf[32];
  44. size_t data_len;
  45. int qspi_is_init;
  46. unsigned int qspi_calibrated_hz;
  47. unsigned int qspi_calibrated_cs;
  48. unsigned int previous_hz;
  49. struct reset_ctl_bulk resets;
  50. };
  51. /* Functions call declaration */
  52. void cadence_qspi_apb_controller_init(struct cadence_spi_plat *plat);
  53. void cadence_qspi_apb_controller_enable(void *reg_base_addr);
  54. void cadence_qspi_apb_controller_disable(void *reg_base_addr);
  55. void cadence_qspi_apb_dac_mode_enable(void *reg_base);
  56. int cadence_qspi_apb_command_read_setup(struct cadence_spi_plat *plat,
  57. const struct spi_mem_op *op);
  58. int cadence_qspi_apb_command_read(struct cadence_spi_plat *plat,
  59. const struct spi_mem_op *op);
  60. int cadence_qspi_apb_command_write_setup(struct cadence_spi_plat *plat,
  61. const struct spi_mem_op *op);
  62. int cadence_qspi_apb_command_write(struct cadence_spi_plat *plat,
  63. const struct spi_mem_op *op);
  64. int cadence_qspi_apb_read_setup(struct cadence_spi_plat *plat,
  65. const struct spi_mem_op *op);
  66. int cadence_qspi_apb_read_execute(struct cadence_spi_plat *plat,
  67. const struct spi_mem_op *op);
  68. int cadence_qspi_apb_write_setup(struct cadence_spi_plat *plat,
  69. const struct spi_mem_op *op);
  70. int cadence_qspi_apb_write_execute(struct cadence_spi_plat *plat,
  71. const struct spi_mem_op *op);
  72. void cadence_qspi_apb_chipselect(void *reg_base,
  73. unsigned int chip_select, unsigned int decoder_enable);
  74. void cadence_qspi_apb_set_clk_mode(void *reg_base, uint mode);
  75. void cadence_qspi_apb_config_baudrate_div(void *reg_base,
  76. unsigned int ref_clk_hz, unsigned int sclk_hz);
  77. void cadence_qspi_apb_delay(void *reg_base,
  78. unsigned int ref_clk, unsigned int sclk_hz,
  79. unsigned int tshsl_ns, unsigned int tsd2d_ns,
  80. unsigned int tchsh_ns, unsigned int tslch_ns);
  81. void cadence_qspi_apb_enter_xip(void *reg_base, char xip_dummy);
  82. void cadence_qspi_apb_readdata_capture(void *reg_base,
  83. unsigned int bypass, unsigned int delay);
  84. #endif /* __CADENCE_QSPI_H__ */