123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Texas Instruments' AM654 DDRSS driver
- *
- * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
- * Lokesh Vutla <lokeshvutla@ti.com>
- */
- #include <common.h>
- #include <clk.h>
- #include <dm.h>
- #include <log.h>
- #include <ram.h>
- #include <asm/io.h>
- #include <power-domain.h>
- #include <asm/arch/sys_proto.h>
- #include <dm/device_compat.h>
- #include <power/regulator.h>
- #include "k3-am654-ddrss.h"
- #define LDELAY 10000
- /* DDRSS PHY configuration register fixed values */
- #define DDRSS_DDRPHY_RANKIDR_RANK0 0
- /**
- * struct am654_ddrss_desc - Description of ddrss integration.
- * @dev: DDRSS device pointer
- * @ddrss_ss_cfg: DDRSS wrapper logic region base address
- * @ddrss_ctl_cfg: DDRSS controller region base address
- * @ddrss_phy_cfg: DDRSS PHY region base address
- * @ddrss_clk: DDRSS clock description
- * @vtt_supply: VTT Supply regulator
- * @ddrss_pwrdmn: DDRSS power domain description
- * @params: SDRAM configuration parameters
- */
- struct am654_ddrss_desc {
- struct udevice *dev;
- void __iomem *ddrss_ss_cfg;
- void __iomem *ddrss_ctl_cfg;
- void __iomem *ddrss_phy_cfg;
- struct clk ddrss_clk;
- struct udevice *vtt_supply;
- struct power_domain ddrcfg_pwrdmn;
- struct power_domain ddrdata_pwrdmn;
- struct ddrss_params params;
- };
- static inline u32 ddrss_readl(void __iomem *addr, unsigned int offset)
- {
- return readl(addr + offset);
- }
- static inline void ddrss_writel(void __iomem *addr, unsigned int offset,
- u32 data)
- {
- debug("%s: addr = 0x%p, value = 0x%x\n", __func__, addr + offset, data);
- writel(data, addr + offset);
- }
- #define ddrss_ctl_writel(off, val) ddrss_writel(ddrss->ddrss_ctl_cfg, off, val)
- #define ddrss_ctl_readl(off) ddrss_readl(ddrss->ddrss_ctl_cfg, off)
- static inline u32 am654_ddrss_get_type(struct am654_ddrss_desc *ddrss)
- {
- return ddrss_ctl_readl(DDRSS_DDRCTL_MSTR) & MSTR_DDR_TYPE_MASK;
- }
- /**
- * am654_ddrss_dram_wait_for_init_complete() - Wait for init to complete
- *
- * After detecting the DDR type this function will pause until the
- * initialization is complete. Each DDR type has mask of multiple bits.
- * The size of the field depends on the DDR Type. If the initialization
- * does not complete and error will be returned and will cause the boot to halt.
- *
- */
- static int am654_ddrss_dram_wait_for_init_complt(struct am654_ddrss_desc *ddrss)
- {
- u32 val, mask;
- val = am654_ddrss_get_type(ddrss);
- switch (val) {
- case DDR_TYPE_LPDDR4:
- case DDR_TYPE_DDR4:
- mask = DDR4_STAT_MODE_MASK;
- break;
- case DDR_TYPE_DDR3:
- mask = DDR3_STAT_MODE_MASK;
- break;
- default:
- printf("Unsupported DDR type 0x%x\n", val);
- return -EINVAL;
- }
- if (!wait_on_value(mask, DDR_MODE_NORMAL,
- ddrss->ddrss_ctl_cfg + DDRSS_DDRCTL_STAT, LDELAY))
- return -ETIMEDOUT;
- return 0;
- }
- /**
- * am654_ddrss_ctrl_configuration() - Configure Controller specific registers
- * @dev: corresponding ddrss device
- */
- static void am654_ddrss_ctrl_configuration(struct am654_ddrss_desc *ddrss)
- {
- struct ddrss_ddrctl_timing_params *tmg = &ddrss->params.ctl_timing;
- struct ddrss_ddrctl_reg_params *reg = &ddrss->params.ctl_reg;
- struct ddrss_ddrctl_ecc_params *ecc = &ddrss->params.ctl_ecc;
- struct ddrss_ddrctl_crc_params *crc = &ddrss->params.ctl_crc;
- struct ddrss_ddrctl_map_params *map = &ddrss->params.ctl_map;
- u32 val;
- debug("%s: DDR controller register configuration started\n", __func__);
- ddrss_ctl_writel(DDRSS_DDRCTL_MSTR, reg->ddrctl_mstr);
- ddrss_ctl_writel(DDRSS_DDRCTL_RFSHCTL0, reg->ddrctl_rfshctl0);
- ddrss_ctl_writel(DDRSS_DDRCTL_RFSHTMG, reg->ddrctl_rfshtmg);
- ddrss_ctl_writel(DDRSS_DDRCTL_ECCCFG0, ecc->ddrctl_ecccfg0);
- ddrss_ctl_writel(DDRSS_DDRCTL_CRCPARCTL0, crc->ddrctl_crcparctl0);
- ddrss_ctl_writel(DDRSS_DDRCTL_CRCPARCTL1, crc->ddrctl_crcparctl1);
- ddrss_ctl_writel(DDRSS_DDRCTL_CRCPARCTL2, crc->ddrctl_crcparctl2);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT0, reg->ddrctl_init0);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT1, reg->ddrctl_init1);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT3, reg->ddrctl_init3);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT4, reg->ddrctl_init4);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT5, reg->ddrctl_init5);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT6, reg->ddrctl_init6);
- ddrss_ctl_writel(DDRSS_DDRCTL_INIT7, reg->ddrctl_init7);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG0, tmg->ddrctl_dramtmg0);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG1, tmg->ddrctl_dramtmg1);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG2, tmg->ddrctl_dramtmg2);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG3, tmg->ddrctl_dramtmg3);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG4, tmg->ddrctl_dramtmg4);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG5, tmg->ddrctl_dramtmg5);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG8, tmg->ddrctl_dramtmg8);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG9, tmg->ddrctl_dramtmg9);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG11, tmg->ddrctl_dramtmg11);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG12, tmg->ddrctl_dramtmg12);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG13, tmg->ddrctl_dramtmg13);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG14, tmg->ddrctl_dramtmg14);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG15, tmg->ddrctl_dramtmg15);
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG17, tmg->ddrctl_dramtmg17);
- ddrss_ctl_writel(DDRSS_DDRCTL_ZQCTL0, reg->ddrctl_zqctl0);
- ddrss_ctl_writel(DDRSS_DDRCTL_ZQCTL1, reg->ddrctl_zqctl1);
- ddrss_ctl_writel(DDRSS_DDRCTL_DFITMG0, reg->ddrctl_dfitmg0);
- ddrss_ctl_writel(DDRSS_DDRCTL_DFITMG1, reg->ddrctl_dfitmg1);
- ddrss_ctl_writel(DDRSS_DDRCTL_DFITMG2, reg->ddrctl_dfitmg2);
- ddrss_ctl_writel(DDRSS_DDRCTL_DFIMISC, reg->ddrctl_dfimisc);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP0, map->ddrctl_addrmap0);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP1, map->ddrctl_addrmap1);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP2, map->ddrctl_addrmap2);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP3, map->ddrctl_addrmap3);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP4, map->ddrctl_addrmap4);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP5, map->ddrctl_addrmap5);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP6, map->ddrctl_addrmap6);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP7, map->ddrctl_addrmap7);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP8, map->ddrctl_addrmap8);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP9, map->ddrctl_addrmap9);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP10, map->ddrctl_addrmap10);
- ddrss_ctl_writel(DDRSS_DDRCTL_ADDRMAP11, map->ddrctl_addrmap11);
- ddrss_ctl_writel(DDRSS_DDRCTL_ODTCFG, reg->ddrctl_odtcfg);
- ddrss_ctl_writel(DDRSS_DDRCTL_ODTMAP, reg->ddrctl_odtmap);
- /* Disable refreshes */
- val = ddrss_ctl_readl(DDRSS_DDRCTL_RFSHCTL3);
- val |= 0x01;
- ddrss_ctl_writel(DDRSS_DDRCTL_RFSHCTL3, val);
- debug("%s: DDR controller configuration completed\n", __func__);
- }
- #define ddrss_phy_writel(off, val) \
- do { \
- ddrss_writel(ddrss->ddrss_phy_cfg, off, val); \
- sdelay(10); /* Delay at least 20 clock cycles */ \
- } while (0)
- #define ddrss_phy_readl(off) \
- ({ \
- u32 val = ddrss_readl(ddrss->ddrss_phy_cfg, off); \
- sdelay(10); /* Delay at least 20 clock cycles */ \
- val; \
- })
- /**
- * am654_ddrss_phy_configuration() - Configure PHY specific registers
- * @ddrss: corresponding ddrss device
- */
- static void am654_ddrss_phy_configuration(struct am654_ddrss_desc *ddrss)
- {
- struct ddrss_ddrphy_ioctl_params *ioctl = &ddrss->params.phy_ioctl;
- struct ddrss_ddrphy_timing_params *tmg = &ddrss->params.phy_timing;
- struct ddrss_ddrphy_ctrl_params *ctrl = &ddrss->params.phy_ctrl;
- struct ddrss_ddrphy_cfg_params *cfg = &ddrss->params.phy_cfg;
- struct ddrss_ddrphy_zq_params *zq = &ddrss->params.phy_zq;
- debug("%s: DDR phy register configuration started\n", __func__);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR0, cfg->ddrphy_pgcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR1, cfg->ddrphy_pgcr1);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR2, cfg->ddrphy_pgcr2);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR3, cfg->ddrphy_pgcr3);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR6, cfg->ddrphy_pgcr6);
- ddrss_phy_writel(DDRSS_DDRPHY_PTR2, tmg->ddrphy_ptr2);
- ddrss_phy_writel(DDRSS_DDRPHY_PTR3, tmg->ddrphy_ptr3);
- ddrss_phy_writel(DDRSS_DDRPHY_PTR4, tmg->ddrphy_ptr4);
- ddrss_phy_writel(DDRSS_DDRPHY_PTR5, tmg->ddrphy_ptr5);
- ddrss_phy_writel(DDRSS_DDRPHY_PTR6, tmg->ddrphy_ptr6);
- ddrss_phy_writel(DDRSS_DDRPHY_PLLCR0, ctrl->ddrphy_pllcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DXCCR, cfg->ddrphy_dxccr);
- ddrss_phy_writel(DDRSS_DDRPHY_DSGCR, cfg->ddrphy_dsgcr);
- ddrss_phy_writel(DDRSS_DDRPHY_DCR, cfg->ddrphy_dcr);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR0, tmg->ddrphy_dtpr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR1, tmg->ddrphy_dtpr1);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR2, tmg->ddrphy_dtpr2);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR3, tmg->ddrphy_dtpr3);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR4, tmg->ddrphy_dtpr4);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR5, tmg->ddrphy_dtpr5);
- ddrss_phy_writel(DDRSS_DDRPHY_DTPR6, tmg->ddrphy_dtpr6);
- ddrss_phy_writel(DDRSS_DDRPHY_ZQCR, zq->ddrphy_zqcr);
- ddrss_phy_writel(DDRSS_DDRPHY_ZQ0PR0, zq->ddrphy_zq0pr0);
- ddrss_phy_writel(DDRSS_DDRPHY_ZQ1PR0, zq->ddrphy_zq1pr0);
- ddrss_phy_writel(DDRSS_DDRPHY_MR0, ctrl->ddrphy_mr0);
- ddrss_phy_writel(DDRSS_DDRPHY_MR1, ctrl->ddrphy_mr1);
- ddrss_phy_writel(DDRSS_DDRPHY_MR2, ctrl->ddrphy_mr2);
- ddrss_phy_writel(DDRSS_DDRPHY_MR3, ctrl->ddrphy_mr3);
- ddrss_phy_writel(DDRSS_DDRPHY_MR4, ctrl->ddrphy_mr4);
- ddrss_phy_writel(DDRSS_DDRPHY_MR5, ctrl->ddrphy_mr5);
- ddrss_phy_writel(DDRSS_DDRPHY_MR6, ctrl->ddrphy_mr6);
- ddrss_phy_writel(DDRSS_DDRPHY_MR11, ctrl->ddrphy_mr11);
- ddrss_phy_writel(DDRSS_DDRPHY_MR12, ctrl->ddrphy_mr12);
- ddrss_phy_writel(DDRSS_DDRPHY_MR13, ctrl->ddrphy_mr13);
- ddrss_phy_writel(DDRSS_DDRPHY_MR14, ctrl->ddrphy_mr14);
- ddrss_phy_writel(DDRSS_DDRPHY_MR22, ctrl->ddrphy_mr22);
- ddrss_phy_writel(DDRSS_DDRPHY_VTCR0, ctrl->ddrphy_vtcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0PLLCR0, cfg->ddrphy_dx8sl0pllcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1PLLCR0, cfg->ddrphy_dx8sl1pllcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2PLLCR0, cfg->ddrphy_dx8sl2pllcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DTCR0, ctrl->ddrphy_dtcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DTCR1, ctrl->ddrphy_dtcr1);
- ddrss_phy_writel(DDRSS_DDRPHY_ACIOCR0, ioctl->ddrphy_aciocr0);
- ddrss_phy_writel(DDRSS_DDRPHY_ACIOCR3, ioctl->ddrphy_aciocr3);
- ddrss_phy_writel(DDRSS_DDRPHY_ACIOCR5, ioctl->ddrphy_aciocr5);
- ddrss_phy_writel(DDRSS_DDRPHY_IOVCR0, ioctl->ddrphy_iovcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX4GCR0, cfg->ddrphy_dx4gcr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX4GCR1, cfg->ddrphy_dx4gcr1);
- ddrss_phy_writel(DDRSS_DDRPHY_DX4GCR2, cfg->ddrphy_dx4gcr2);
- ddrss_phy_writel(DDRSS_DDRPHY_DX4GCR3, cfg->ddrphy_dx4gcr3);
- ddrss_phy_writel(DDRSS_DDRPHY_DX0GCR4, cfg->ddrphy_dx0gcr4);
- ddrss_phy_writel(DDRSS_DDRPHY_DX1GCR4, cfg->ddrphy_dx1gcr4);
- ddrss_phy_writel(DDRSS_DDRPHY_DX2GCR4, cfg->ddrphy_dx2gcr4);
- ddrss_phy_writel(DDRSS_DDRPHY_DX3GCR4, cfg->ddrphy_dx3gcr4);
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR5, cfg->ddrphy_pgcr5);
- ddrss_phy_writel(DDRSS_DDRPHY_DX0GCR5, cfg->ddrphy_dx0gcr5);
- ddrss_phy_writel(DDRSS_DDRPHY_DX1GCR5, cfg->ddrphy_dx1gcr5);
- ddrss_phy_writel(DDRSS_DDRPHY_DX2GCR5, cfg->ddrphy_dx2gcr5);
- ddrss_phy_writel(DDRSS_DDRPHY_DX3GCR5, cfg->ddrphy_dx3gcr5);
- ddrss_phy_writel(DDRSS_DDRPHY_RANKIDR, DDRSS_DDRPHY_RANKIDR_RANK0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX0GTR0, cfg->ddrphy_dx0gtr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX1GTR0, cfg->ddrphy_dx1gtr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX2GTR0, cfg->ddrphy_dx2gtr0);
- ddrss_phy_writel(DDRSS_DDRPHY_DX3GTR0, cfg->ddrphy_dx3gtr0);
- ddrss_phy_writel(DDRSS_DDRPHY_ODTCR, cfg->ddrphy_odtcr);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0IOCR, cfg->ddrphy_dx8sl0iocr);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1IOCR, cfg->ddrphy_dx8sl1iocr);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2IOCR, cfg->ddrphy_dx8sl2iocr);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0DXCTL2, cfg->ddrphy_dx8sl0dxctl2);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1DXCTL2, cfg->ddrphy_dx8sl1dxctl2);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2DXCTL2, cfg->ddrphy_dx8sl2dxctl2);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0DQSCTL, cfg->ddrphy_dx8sl0dqsctl);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1DQSCTL, cfg->ddrphy_dx8sl1dqsctl);
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2DQSCTL, cfg->ddrphy_dx8sl2dqsctl);
- debug("%s: DDR phy register configuration completed\n", __func__);
- }
- static int __phy_builtin_init_routine(struct am654_ddrss_desc *ddrss,
- u32 init_value, u32 sts_mask,
- u32 err_mask)
- {
- int ret;
- ddrss_phy_writel(DDRSS_DDRPHY_PIR, init_value | PIR_INIT_MASK);
- sdelay(5); /* Delay at least 10 clock cycles */
- if (!wait_on_value(sts_mask, sts_mask,
- ddrss->ddrss_phy_cfg + DDRSS_DDRPHY_PGSR0, LDELAY))
- return -ETIMEDOUT;
- sdelay(16); /* Delay at least 32 clock cycles */
- ret = ddrss_phy_readl(DDRSS_DDRPHY_PGSR0);
- debug("%s: PGSR0 val = 0x%x\n", __func__, ret);
- if (ret & err_mask)
- return -EINVAL;
- return 0;
- }
- int write_leveling(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: Write leveling started\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_WL_MASK, PGSR0_WLDONE_MASK,
- PGSR0_WLERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Write leveling timedout\n",
- __func__);
- else
- printf("%s:ERROR: Write leveling failed\n", __func__);
- return ret;
- }
- debug("%s: Write leveling completed\n", __func__);
- return 0;
- }
- int read_dqs_training(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: Read DQS training started\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_QSGATE_MASK,
- PGSR0_QSGDONE_MASK, PGSR0_QSGERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Read DQS timedout\n", __func__);
- else
- printf("%s:ERROR: Read DQS Gate training failed\n",
- __func__);
- return ret;
- }
- debug("%s: Read DQS training completed\n", __func__);
- return 0;
- }
- int dqs2dq_training(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: DQS2DQ training started\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_DQS2DQ_MASK,
- PGSR0_DQS2DQDONE_MASK,
- PGSR0_DQS2DQERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: DQS2DQ training timedout\n",
- __func__);
- else
- printf("%s:ERROR: DQS2DQ training failed\n",
- __func__);
- return ret;
- }
- debug("%s: DQS2DQ training completed\n", __func__);
- return 0;
- }
- int write_leveling_adjustment(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: Write Leveling adjustment\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_WLADJ_MASK,
- PGSR0_WLADONE_MASK, PGSR0_WLAERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s:ERROR: Write Leveling adjustment timedout\n",
- __func__);
- else
- printf("%s: ERROR: Write Leveling adjustment failed\n",
- __func__);
- return ret;
- }
- return 0;
- }
- int rest_training(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: Rest of the training started\n", __func__);
- debug("%s: Read Deskew adjustment\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_RDDSKW_MASK,
- PGSR0_RDDONE_MASK, PGSR0_RDERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Read Deskew timedout\n", __func__);
- else
- printf("%s: ERROR: Read Deskew failed\n", __func__);
- return ret;
- }
- debug("%s: Write Deskew adjustment\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_WRDSKW_MASK,
- PGSR0_WDDONE_MASK, PGSR0_WDERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Write Deskew timedout\n", __func__);
- else
- printf("%s: ERROR: Write Deskew failed\n", __func__);
- return ret;
- }
- debug("%s: Read Eye training\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_RDEYE_MASK,
- PGSR0_REDONE_MASK, PGSR0_REERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Read Eye training timedout\n",
- __func__);
- else
- printf("%s: ERROR: Read Eye training failed\n",
- __func__);
- return ret;
- }
- debug("%s: Write Eye training\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_WREYE_MASK,
- PGSR0_WEDONE_MASK, PGSR0_WEERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: Write Eye training timedout\n",
- __func__);
- else
- printf("%s: ERROR: Write Eye training failed\n",
- __func__);
- return ret;
- }
- return 0;
- }
- int VREF_training(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s: VREF training\n", __func__);
- ret = __phy_builtin_init_routine(ddrss, PIR_VREF_MASK, PGSR0_VDONE_MASK,
- PGSR0_VERR_MASK);
- if (ret) {
- if (ret == -ETIMEDOUT)
- printf("%s: ERROR: VREF training timedout\n", __func__);
- else
- printf("%s: ERROR: VREF training failed\n", __func__);
- return ret;
- }
- return 0;
- }
- int enable_dqs_pd(struct am654_ddrss_desc *ddrss)
- {
- u32 val;
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL0DQSCTL);
- val &= ~0xFF;
- val |= 0xF7;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0DQSCTL, val);
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL1DQSCTL);
- val &= ~0xFF;
- val |= 0xF7;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1DQSCTL, val);
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL2DQSCTL);
- val &= ~0xFF;
- val |= 0xF7;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2DQSCTL, val);
- sdelay(16);
- return 0;
- }
- int disable_dqs_pd(struct am654_ddrss_desc *ddrss)
- {
- u32 val;
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL0DQSCTL);
- val &= ~0xFF;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL0DQSCTL, val);
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL1DQSCTL);
- val &= ~0xFF;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL1DQSCTL, val);
- val = ddrss_phy_readl(DDRSS_DDRPHY_DX8SL2DQSCTL);
- val &= ~0xFF;
- ddrss_phy_writel(DDRSS_DDRPHY_DX8SL2DQSCTL, val);
- sdelay(16);
- return 0;
- }
- int cleanup_training(struct am654_ddrss_desc *ddrss)
- {
- u32 val;
- u32 dgsl0, dgsl1, dgsl2, dgsl3, rddly, rd2wr_wr2rd;
- ddrss_phy_writel(DDRSS_DDRPHY_RANKIDR, 0x00000000);
- dgsl0 = (ddrss_phy_readl(DDRSS_DDRPHY_DX0GTR0) & 0x1F) >> 2;
- dgsl1 = (ddrss_phy_readl(DDRSS_DDRPHY_DX1GTR0) & 0x1F) >> 2;
- dgsl2 = (ddrss_phy_readl(DDRSS_DDRPHY_DX2GTR0) & 0x1F) >> 2;
- dgsl3 = (ddrss_phy_readl(DDRSS_DDRPHY_DX3GTR0) & 0x1F) >> 2;
- rddly = dgsl0;
- if (dgsl1 < rddly)
- rddly = dgsl1;
- if (dgsl2 < rddly)
- rddly = dgsl2;
- if (dgsl3 < rddly)
- rddly = dgsl3;
- rddly += 5;
- /* Update rddly based on dgsl values */
- val = (ddrss_phy_readl(DDRSS_DDRPHY_DX0GCR0) & ~0xF00000);
- val |= (rddly << 20);
- ddrss_phy_writel(DDRSS_DDRPHY_DX0GCR0, val);
- val = (ddrss_phy_readl(DDRSS_DDRPHY_DX1GCR0) & ~0xF00000);
- val |= (rddly << 20);
- ddrss_phy_writel(DDRSS_DDRPHY_DX1GCR0, val);
- val = (ddrss_phy_readl(DDRSS_DDRPHY_DX2GCR0) & ~0xF00000);
- val |= (rddly << 20);
- ddrss_phy_writel(DDRSS_DDRPHY_DX2GCR0, val);
- val = (ddrss_phy_readl(DDRSS_DDRPHY_DX3GCR0) & ~0xF00000);
- val |= (rddly << 20);
- ddrss_phy_writel(DDRSS_DDRPHY_DX3GCR0, val);
- /*
- * Add system latency derived from training back into rd2wr and wr2rd
- * rd2wr = RL + BL/2 + 1 + WR_PREAMBLE - WL + max(DXnGTR0.DGSL) / 2
- * wr2rd = CWL + PL + BL/2 + tWTR_L + max(DXnGTR0.DGSL) / 2
- */
- /* Select rank 0 */
- ddrss_phy_writel(DDRSS_DDRPHY_RANKIDR, 0x00000000);
- dgsl0 = (ddrss_phy_readl(DDRSS_DDRPHY_DX0GTR0) & 0x1F);
- dgsl1 = (ddrss_phy_readl(DDRSS_DDRPHY_DX1GTR0) & 0x1F);
- dgsl2 = (ddrss_phy_readl(DDRSS_DDRPHY_DX2GTR0) & 0x1F);
- dgsl3 = (ddrss_phy_readl(DDRSS_DDRPHY_DX3GTR0) & 0x1F);
- /* Find maximum value across all bytes */
- rd2wr_wr2rd = dgsl0;
- if (dgsl1 > rd2wr_wr2rd)
- rd2wr_wr2rd = dgsl1;
- if (dgsl2 > rd2wr_wr2rd)
- rd2wr_wr2rd = dgsl2;
- if (dgsl3 > rd2wr_wr2rd)
- rd2wr_wr2rd = dgsl3;
- rd2wr_wr2rd >>= 1;
- /* Now add in adjustment to DRAMTMG2 bit fields for rd2wr and wr2rd */
- /* Clear VSWCTL.sw_done */
- ddrss_ctl_writel(DDRSS_DDRCTL_SWCTL,
- ddrss_ctl_readl(DDRSS_DDRCTL_SWCTL) & ~0x1);
- /* Adjust rd2wr */
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG2,
- ddrss_ctl_readl(DDRSS_DDRCTL_DRAMTMG2) +
- (rd2wr_wr2rd << 8));
- /* Adjust wr2rd */
- ddrss_ctl_writel(DDRSS_DDRCTL_DRAMTMG2,
- ddrss_ctl_readl(DDRSS_DDRCTL_DRAMTMG2) +
- rd2wr_wr2rd);
- /* Set VSWCTL.sw_done */
- ddrss_ctl_writel(DDRSS_DDRCTL_SWCTL,
- ddrss_ctl_readl(DDRSS_DDRCTL_SWCTL) | 0x1);
- /* Wait until settings are applied */
- while (!(ddrss_ctl_readl(DDRSS_DDRCTL_SWSTAT) & 0x1)) {
- /* Do nothing */
- };
- debug("%s: Rest of the training completed\n", __func__);
- return 0;
- }
- /**
- * am654_ddrss_init() - Initialization sequence for enabling the SDRAM
- * device attached to ddrss.
- * @dev: corresponding ddrss device
- *
- * Does all the initialization sequence that is required to get attached
- * ddr in a working state. After this point, ddr should be accessible.
- * Return: 0 if all went ok, else corresponding error message.
- */
- static int am654_ddrss_init(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- u32 val;
- struct ddrss_ss_reg_params *reg = &ddrss->params.ss_reg;
- debug("Starting DDR initialization...\n");
- debug("%s(ddrss=%p)\n", __func__, ddrss);
- ddrss_writel(ddrss->ddrss_ss_cfg, DDRSS_V2H_CTL_REG,
- reg->ddrss_v2h_ctl_reg);
- am654_ddrss_ctrl_configuration(ddrss);
- /* Release the reset to the controller */
- clrbits_le32(ddrss->ddrss_ss_cfg + DDRSS_SS_CTL_REG,
- SS_CTL_REG_CTL_ARST_MASK);
- am654_ddrss_phy_configuration(ddrss);
- debug("Starting DDR training...\n");
- ret = __phy_builtin_init_routine(ddrss, PIR_PHY_INIT, 0x1, 0);
- if (ret) {
- dev_err(ddrss->dev, "PHY initialization failed %d\n", ret);
- return ret;
- }
- ret = __phy_builtin_init_routine(ddrss, PIR_DRAM_INIT,
- PGSR0_DRAM_INIT_MASK, 0);
- if (ret) {
- dev_err(ddrss->dev, "DRAM initialization failed %d\n", ret);
- return ret;
- }
- ret = am654_ddrss_dram_wait_for_init_complt(ddrss);
- if (ret) {
- printf("%s: ERROR: DRAM Wait for init complete timedout\n",
- __func__);
- return ret;
- }
- val = am654_ddrss_get_type(ddrss);
- switch (val) {
- case DDR_TYPE_LPDDR4:
- ret = __phy_builtin_init_routine(ddrss, PIR_DRAM_INIT,
- PGSR0_DRAM_INIT_MASK, 0);
- if (ret) {
- dev_err(ddrss->dev, "DRAM initialization failed %d\n",
- ret);
- return ret;
- }
- /* must perform DRAM_INIT twice for LPDDR4 */
- ret = __phy_builtin_init_routine(ddrss, PIR_DRAM_INIT,
- PGSR0_DRAM_INIT_MASK, 0);
- if (ret) {
- dev_err(ddrss->dev, "DRAM initialization failed %d\n",
- ret);
- return ret;
- }
- ret = am654_ddrss_dram_wait_for_init_complt(ddrss);
- if (ret) {
- printf("%s: ERROR: DRAM Wait for init complete timedout\n",
- __func__);
- return ret;
- }
- ret = write_leveling(ddrss);
- if (ret)
- return ret;
- ret = enable_dqs_pd(ddrss);
- if (ret)
- return ret;
- ret = read_dqs_training(ddrss);
- if (ret)
- return ret;
- ret = disable_dqs_pd(ddrss);
- if (ret)
- return ret;
- ret = dqs2dq_training(ddrss);
- if (ret)
- return ret;
- ret = write_leveling_adjustment(ddrss);
- if (ret)
- return ret;
- ret = rest_training(ddrss);
- if (ret)
- return ret;
- ret = VREF_training(ddrss);
- if (ret)
- return ret;
- debug("LPDDR4 training complete\n");
- break;
- case DDR_TYPE_DDR4:
- debug("Starting DDR4 training\n");
- ret = __phy_builtin_init_routine(ddrss, PIR_DRAM_INIT,
- PGSR0_DRAM_INIT_MASK, 0);
- if (ret) {
- dev_err(ddrss->dev, "DRAM initialization failed %d\n",
- ret);
- return ret;
- }
- ret = am654_ddrss_dram_wait_for_init_complt(ddrss);
- if (ret) {
- printf("%s: ERROR: DRAM Wait for init complete timedout\n",
- __func__);
- return ret;
- }
- ret = write_leveling(ddrss);
- if (ret)
- return ret;
- ret = read_dqs_training(ddrss);
- if (ret)
- return ret;
- ret = write_leveling_adjustment(ddrss);
- if (ret)
- return ret;
- ret = rest_training(ddrss);
- if (ret)
- return ret;
- ret = VREF_training(ddrss);
- if (ret)
- return ret;
- debug("DDR4 training complete\n");
- break;
- case DDR_TYPE_DDR3:
- debug("Starting DDR3 training\n");
- ret = __phy_builtin_init_routine(ddrss, PIR_DRAM_INIT,
- PGSR0_DRAM_INIT_MASK, 0);
- if (ret) {
- dev_err(ddrss->dev, "DRAM initialization failed %d\n",
- ret);
- return ret;
- }
- ret = am654_ddrss_dram_wait_for_init_complt(ddrss);
- if (ret) {
- printf("%s: ERROR: DRAM Wait for init complete timedout\n",
- __func__);
- return ret;
- }
- ret = write_leveling(ddrss);
- if (ret)
- return ret;
- ret = enable_dqs_pd(ddrss);
- if (ret)
- return ret;
- ret = read_dqs_training(ddrss);
- if (ret)
- return ret;
- ret = disable_dqs_pd(ddrss);
- if (ret)
- return ret;
- ret = write_leveling_adjustment(ddrss);
- if (ret)
- return ret;
- ret = rest_training(ddrss);
- if (ret)
- return ret;
- debug("DDR3 training complete\n");
- break;
- default:
- printf("%s: ERROR: Unsupported DDR type\n", __func__);
- return -EINVAL;
- }
- ret = cleanup_training(ddrss);
- if (ret)
- return ret;
- /* Enabling refreshes after training is done */
- ddrss_ctl_writel(DDRSS_DDRCTL_RFSHCTL3,
- ddrss_ctl_readl(DDRSS_DDRCTL_RFSHCTL3) & ~0x1);
- /* Disable PUBMODE after training is done */
- ddrss_phy_writel(DDRSS_DDRPHY_PGCR1,
- ddrss_phy_readl(DDRSS_DDRPHY_PGCR1) & ~0x40);
- debug("Completed DDR training\n");
- return 0;
- }
- /**
- * am654_ddrss_power_on() - Enable power and clocks for ddrss
- * @dev: corresponding ddrss device
- *
- * Tries to enable all the corresponding clocks to the ddrss and sets it
- * to the right frequency and then power on the ddrss.
- * Return: 0 if all went ok, else corresponding error message.
- */
- static int am654_ddrss_power_on(struct am654_ddrss_desc *ddrss)
- {
- int ret;
- debug("%s(ddrss=%p)\n", __func__, ddrss);
- ret = clk_enable(&ddrss->ddrss_clk);
- if (ret) {
- dev_err(ddrss->dev, "clk_enable() failed: %d\n", ret);
- return ret;
- }
- ret = power_domain_on(&ddrss->ddrcfg_pwrdmn);
- if (ret) {
- dev_err(ddrss->dev, "power_domain_on() failed: %d\n", ret);
- return ret;
- }
- ret = power_domain_on(&ddrss->ddrdata_pwrdmn);
- if (ret) {
- dev_err(ddrss->dev, "power_domain_on() failed: %d\n", ret);
- return ret;
- }
- /* VTT enable */
- #if CONFIG_IS_ENABLED(DM_REGULATOR)
- device_get_supply_regulator(ddrss->dev, "vtt-supply",
- &ddrss->vtt_supply);
- ret = regulator_set_value(ddrss->vtt_supply, 3300000);
- if (ret)
- return ret;
- debug("VTT regulator enabled\n");
- #endif
- return 0;
- }
- /**
- * am654_ddrss_ofdata_to_priv() - generate private data from device tree
- * @dev: corresponding ddrss device
- *
- * Return: 0 if all went ok, else corresponding error message.
- */
- static int am654_ddrss_ofdata_to_priv(struct udevice *dev)
- {
- struct am654_ddrss_desc *ddrss = dev_get_priv(dev);
- phys_addr_t reg;
- int ret;
- debug("%s(dev=%p)\n", __func__, dev);
- ret = clk_get_by_index(dev, 0, &ddrss->ddrss_clk);
- if (ret) {
- dev_err(dev, "clk_get failed: %d\n", ret);
- return ret;
- }
- ret = power_domain_get_by_index(dev, &ddrss->ddrcfg_pwrdmn, 0);
- if (ret) {
- dev_err(dev, "power_domain_get() failed: %d\n", ret);
- return ret;
- }
- ret = power_domain_get_by_index(dev, &ddrss->ddrdata_pwrdmn, 1);
- if (ret) {
- dev_err(dev, "power_domain_get() failed: %d\n", ret);
- return ret;
- }
- reg = devfdt_get_addr_name(dev, "ss");
- if (reg == FDT_ADDR_T_NONE) {
- dev_err(dev, "No reg property for DDRSS wrapper logic\n");
- return -EINVAL;
- }
- ddrss->ddrss_ss_cfg = (void *)reg;
- reg = devfdt_get_addr_name(dev, "ctl");
- if (reg == FDT_ADDR_T_NONE) {
- dev_err(dev, "No reg property for Controller region\n");
- return -EINVAL;
- }
- ddrss->ddrss_ctl_cfg = (void *)reg;
- reg = devfdt_get_addr_name(dev, "phy");
- if (reg == FDT_ADDR_T_NONE) {
- dev_err(dev, "No reg property for PHY region\n");
- return -EINVAL;
- }
- ddrss->ddrss_phy_cfg = (void *)reg;
- ret = dev_read_u32_array(dev, "ti,ss-reg",
- (u32 *)&ddrss->params.ss_reg,
- sizeof(ddrss->params.ss_reg) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ss-reg params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-reg",
- (u32 *)&ddrss->params.ctl_reg,
- sizeof(ddrss->params.ctl_reg) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-reg params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-crc",
- (u32 *)&ddrss->params.ctl_crc,
- sizeof(ddrss->params.ctl_crc) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-crc params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-ecc",
- (u32 *)&ddrss->params.ctl_ecc,
- sizeof(ddrss->params.ctl_ecc) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-ecc params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-map",
- (u32 *)&ddrss->params.ctl_map,
- sizeof(ddrss->params.ctl_map) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-map params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-pwr",
- (u32 *)&ddrss->params.ctl_pwr,
- sizeof(ddrss->params.ctl_pwr) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-pwr params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,ctl-timing",
- (u32 *)&ddrss->params.ctl_timing,
- sizeof(ddrss->params.ctl_timing) /
- sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,ctl-timing params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,phy-cfg",
- (u32 *)&ddrss->params.phy_cfg,
- sizeof(ddrss->params.phy_cfg) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,phy-cfg params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,phy-ctl",
- (u32 *)&ddrss->params.phy_ctrl,
- sizeof(ddrss->params.phy_ctrl) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,phy-ctl params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,phy-ioctl",
- (u32 *)&ddrss->params.phy_ioctl,
- sizeof(ddrss->params.phy_ioctl) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,phy-ioctl params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,phy-timing",
- (u32 *)&ddrss->params.phy_timing,
- sizeof(ddrss->params.phy_timing) /
- sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,phy-timing params\n");
- return ret;
- }
- ret = dev_read_u32_array(dev, "ti,phy-zq", (u32 *)&ddrss->params.phy_zq,
- sizeof(ddrss->params.phy_zq) / sizeof(u32));
- if (ret) {
- dev_err(dev, "Cannot read ti,phy-zq params\n");
- return ret;
- }
- return ret;
- }
- /**
- * am654_ddrss_probe() - Basic probe
- * @dev: corresponding ddrss device
- *
- * Return: 0 if all went ok, else corresponding error message
- */
- static int am654_ddrss_probe(struct udevice *dev)
- {
- struct am654_ddrss_desc *ddrss = dev_get_priv(dev);
- int ret;
- debug("%s(dev=%p)\n", __func__, dev);
- ret = am654_ddrss_ofdata_to_priv(dev);
- if (ret)
- return ret;
- ddrss->dev = dev;
- ret = am654_ddrss_power_on(ddrss);
- if (ret)
- return ret;
- ret = am654_ddrss_init(ddrss);
- return ret;
- }
- static int am654_ddrss_get_info(struct udevice *dev, struct ram_info *info)
- {
- return 0;
- }
- static struct ram_ops am654_ddrss_ops = {
- .get_info = am654_ddrss_get_info,
- };
- static const struct udevice_id am654_ddrss_ids[] = {
- { .compatible = "ti,am654-ddrss" },
- { }
- };
- U_BOOT_DRIVER(am654_ddrss) = {
- .name = "am654_ddrss",
- .id = UCLASS_RAM,
- .of_match = am654_ddrss_ids,
- .ops = &am654_ddrss_ops,
- .probe = am654_ddrss_probe,
- .priv_auto = sizeof(struct am654_ddrss_desc),
- };
|