twl4030.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (c) 2009 Wind River Systems, Inc.
  4. * Tom Rix <Tom.Rix at windriver.com>
  5. *
  6. * twl4030_power_reset_init is derived from code on omapzoom,
  7. * git://git.omapzoom.com/repo/u-boot.git
  8. *
  9. * Copyright (C) 2007-2009 Texas Instruments, Inc.
  10. *
  11. * twl4030_power_init is from cpu/omap3/common.c, power_init_r
  12. *
  13. * (C) Copyright 2004-2008
  14. * Texas Instruments, <www.ti.com>
  15. *
  16. * Author :
  17. * Sunil Kumar <sunilsaini05 at gmail.com>
  18. * Shashi Ranjan <shashiranjanmca05 at gmail.com>
  19. *
  20. * Derived from Beagle Board and 3430 SDP code by
  21. * Richard Woodruff <r-woodruff2 at ti.com>
  22. * Syed Mohammed Khasim <khasim at ti.com>
  23. */
  24. #include <command.h>
  25. #include <twl4030.h>
  26. #include <linux/delay.h>
  27. /*
  28. * Power Reset
  29. */
  30. void twl4030_power_reset_init(void)
  31. {
  32. u8 val = 0;
  33. if (twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  34. TWL4030_PM_MASTER_P1_SW_EVENTS, &val)) {
  35. printf("Error:TWL4030: failed to read the power register\n");
  36. printf("Could not initialize hardware reset\n");
  37. } else {
  38. val |= TWL4030_PM_MASTER_SW_EVENTS_STOPON_PWRON;
  39. if (twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  40. TWL4030_PM_MASTER_P1_SW_EVENTS, val)) {
  41. printf("Error:TWL4030: failed to write the power register\n");
  42. printf("Could not initialize hardware reset\n");
  43. }
  44. }
  45. }
  46. /*
  47. * Power off
  48. */
  49. void twl4030_power_off(void)
  50. {
  51. u8 data;
  52. /* PM master unlock (CFG and TST keys) */
  53. data = 0xCE;
  54. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  55. TWL4030_PM_MASTER_PROTECT_KEY, data);
  56. data = 0xEC;
  57. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  58. TWL4030_PM_MASTER_PROTECT_KEY, data);
  59. /* VBAT start disable */
  60. twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  61. TWL4030_PM_MASTER_CFG_P1_TRANSITION, &data);
  62. data &= ~TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_VBAT;
  63. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  64. TWL4030_PM_MASTER_CFG_P1_TRANSITION, data);
  65. twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  66. TWL4030_PM_MASTER_CFG_P2_TRANSITION, &data);
  67. data &= ~TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_VBAT;
  68. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  69. TWL4030_PM_MASTER_CFG_P2_TRANSITION, data);
  70. twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  71. TWL4030_PM_MASTER_CFG_P3_TRANSITION, &data);
  72. data &= ~TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_VBAT;
  73. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  74. TWL4030_PM_MASTER_CFG_P3_TRANSITION, data);
  75. /* High jitter for PWRANA2 */
  76. twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  77. TWL4030_PM_MASTER_CFG_PWRANA2, &data);
  78. data &= ~(TWL4030_PM_MASTER_CFG_PWRANA2_LOJIT0_LOWV |
  79. TWL4030_PM_MASTER_CFG_PWRANA2_LOJIT1_LOWV);
  80. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  81. TWL4030_PM_MASTER_CFG_PWRANA2, data);
  82. /* PM master lock */
  83. data = 0xFF;
  84. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  85. TWL4030_PM_MASTER_PROTECT_KEY, data);
  86. /* Power off */
  87. twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER,
  88. TWL4030_PM_MASTER_P1_SW_EVENTS, &data);
  89. data |= TWL4030_PM_MASTER_SW_EVENTS_DEVOFF;
  90. twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER,
  91. TWL4030_PM_MASTER_P1_SW_EVENTS, data);
  92. }
  93. /*
  94. * Set Device Group and Voltage
  95. */
  96. void twl4030_pmrecv_vsel_cfg(u8 vsel_reg, u8 vsel_val,
  97. u8 dev_grp, u8 dev_grp_sel)
  98. {
  99. int ret;
  100. /* Select the Voltage */
  101. ret = twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, vsel_reg,
  102. vsel_val);
  103. if (ret != 0) {
  104. printf("Could not write vsel to reg %02x (%d)\n",
  105. vsel_reg, ret);
  106. return;
  107. }
  108. /* Select the Device Group (enable the supply if dev_grp_sel != 0) */
  109. ret = twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, dev_grp,
  110. dev_grp_sel);
  111. if (ret != 0)
  112. printf("Could not write grp_sel to reg %02x (%d)\n",
  113. dev_grp, ret);
  114. }
  115. void twl4030_power_init(void)
  116. {
  117. /* set VAUX3 to 2.8V */
  118. twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VAUX3_DEDICATED,
  119. TWL4030_PM_RECEIVER_VAUX3_VSEL_28,
  120. TWL4030_PM_RECEIVER_VAUX3_DEV_GRP,
  121. TWL4030_PM_RECEIVER_DEV_GRP_P1);
  122. /* set VPLL2 to 1.8V */
  123. twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VPLL2_DEDICATED,
  124. TWL4030_PM_RECEIVER_VPLL2_VSEL_18,
  125. TWL4030_PM_RECEIVER_VPLL2_DEV_GRP,
  126. TWL4030_PM_RECEIVER_DEV_GRP_ALL);
  127. /* set VDAC to 1.8V */
  128. twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VDAC_DEDICATED,
  129. TWL4030_PM_RECEIVER_VDAC_VSEL_18,
  130. TWL4030_PM_RECEIVER_VDAC_DEV_GRP,
  131. TWL4030_PM_RECEIVER_DEV_GRP_P1);
  132. }
  133. void twl4030_power_mmc_init(int dev_index)
  134. {
  135. if (dev_index == 0) {
  136. /* Set VMMC1 to 3.15 Volts */
  137. twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VMMC1_DEDICATED,
  138. TWL4030_PM_RECEIVER_VMMC1_VSEL_32,
  139. TWL4030_PM_RECEIVER_VMMC1_DEV_GRP,
  140. TWL4030_PM_RECEIVER_DEV_GRP_P1);
  141. mdelay(100); /* ramp-up delay from Linux code */
  142. } else if (dev_index == 1) {
  143. /* Set VMMC2 to 3.15 Volts */
  144. twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VMMC2_DEDICATED,
  145. TWL4030_PM_RECEIVER_VMMC2_VSEL_32,
  146. TWL4030_PM_RECEIVER_VMMC2_DEV_GRP,
  147. TWL4030_PM_RECEIVER_DEV_GRP_P1);
  148. mdelay(100); /* ramp-up delay from Linux code */
  149. }
  150. }
  151. #ifdef CONFIG_CMD_POWEROFF
  152. int do_poweroff(struct cmd_tbl *cmdtp, int flag, int argc, char *const argv[])
  153. {
  154. twl4030_power_off();
  155. return 0;
  156. }
  157. #endif
  158. #if CONFIG_IS_ENABLED(DM_I2C)
  159. int twl4030_i2c_write_u8(u8 chip_no, u8 reg, u8 val)
  160. {
  161. struct udevice *dev;
  162. int ret;
  163. ret = i2c_get_chip_for_busnum(0, chip_no, 1, &dev);
  164. if (ret) {
  165. pr_err("unable to get I2C bus. ret %d\n", ret);
  166. return ret;
  167. }
  168. ret = dm_i2c_reg_write(dev, reg, val);
  169. if (ret) {
  170. pr_err("writing to twl4030 failed. ret %d\n", ret);
  171. return ret;
  172. }
  173. return 0;
  174. }
  175. int twl4030_i2c_read(u8 chip_no, u8 reg, u8 *valp, int len)
  176. {
  177. struct udevice *dev;
  178. int ret;
  179. ret = i2c_get_chip_for_busnum(0, chip_no, 1, &dev);
  180. if (ret) {
  181. pr_err("unable to get I2C bus. ret %d\n", ret);
  182. return ret;
  183. }
  184. ret = dm_i2c_read(dev, reg, valp, len);
  185. if (ret) {
  186. pr_err("reading from twl4030 failed. ret %d\n", ret);
  187. return ret;
  188. }
  189. return 0;
  190. }
  191. #endif