123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Micrel PHY drivers
- *
- * Copyright 2010-2011 Freescale Semiconductor, Inc.
- * author Andy Fleming
- * (C) 2012 NetModule AG, David Andrey, added KSZ9031
- * (C) Copyright 2017 Adaptrum, Inc.
- * Written by Alexandru Gagniuc <alex.g@adaptrum.com> for Adaptrum, Inc.
- */
- #include <common.h>
- #include <dm.h>
- #include <env.h>
- #include <errno.h>
- #include <micrel.h>
- #include <phy.h>
- /*
- * KSZ9021 - KSZ9031 common
- */
- #define MII_KSZ90xx_PHY_CTL 0x1f
- #define MIIM_KSZ90xx_PHYCTL_1000 (1 << 6)
- #define MIIM_KSZ90xx_PHYCTL_100 (1 << 5)
- #define MIIM_KSZ90xx_PHYCTL_10 (1 << 4)
- #define MIIM_KSZ90xx_PHYCTL_DUPLEX (1 << 3)
- /* KSZ9021 PHY Registers */
- #define MII_KSZ9021_EXTENDED_CTRL 0x0b
- #define MII_KSZ9021_EXTENDED_DATAW 0x0c
- #define MII_KSZ9021_EXTENDED_DATAR 0x0d
- #define CTRL1000_PREFER_MASTER (1 << 10)
- #define CTRL1000_CONFIG_MASTER (1 << 11)
- #define CTRL1000_MANUAL_CONFIG (1 << 12)
- #define KSZ9021_PS_TO_REG 120
- /* KSZ9031 PHY Registers */
- #define MII_KSZ9031_MMD_ACCES_CTRL 0x0d
- #define MII_KSZ9031_MMD_REG_DATA 0x0e
- #define KSZ9031_PS_TO_REG 60
- static int ksz90xx_startup(struct phy_device *phydev)
- {
- unsigned phy_ctl;
- int ret;
- ret = genphy_update_link(phydev);
- if (ret)
- return ret;
- phy_ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ90xx_PHY_CTL);
- if (phy_ctl & MIIM_KSZ90xx_PHYCTL_DUPLEX)
- phydev->duplex = DUPLEX_FULL;
- else
- phydev->duplex = DUPLEX_HALF;
- if (phy_ctl & MIIM_KSZ90xx_PHYCTL_1000)
- phydev->speed = SPEED_1000;
- else if (phy_ctl & MIIM_KSZ90xx_PHYCTL_100)
- phydev->speed = SPEED_100;
- else if (phy_ctl & MIIM_KSZ90xx_PHYCTL_10)
- phydev->speed = SPEED_10;
- return 0;
- }
- /* Common OF config bits for KSZ9021 and KSZ9031 */
- #ifdef CONFIG_DM_ETH
- struct ksz90x1_reg_field {
- const char *name;
- const u8 size; /* Size of the bitfield, in bits */
- const u8 off; /* Offset from bit 0 */
- const u8 dflt; /* Default value */
- };
- struct ksz90x1_ofcfg {
- const u16 reg;
- const u16 devad;
- const struct ksz90x1_reg_field *grp;
- const u16 grpsz;
- };
- static const struct ksz90x1_reg_field ksz90x1_rxd_grp[] = {
- { "rxd0-skew-ps", 4, 0, 0x7 }, { "rxd1-skew-ps", 4, 4, 0x7 },
- { "rxd2-skew-ps", 4, 8, 0x7 }, { "rxd3-skew-ps", 4, 12, 0x7 }
- };
- static const struct ksz90x1_reg_field ksz90x1_txd_grp[] = {
- { "txd0-skew-ps", 4, 0, 0x7 }, { "txd1-skew-ps", 4, 4, 0x7 },
- { "txd2-skew-ps", 4, 8, 0x7 }, { "txd3-skew-ps", 4, 12, 0x7 },
- };
- static const struct ksz90x1_reg_field ksz9021_clk_grp[] = {
- { "txen-skew-ps", 4, 0, 0x7 }, { "txc-skew-ps", 4, 4, 0x7 },
- { "rxdv-skew-ps", 4, 8, 0x7 }, { "rxc-skew-ps", 4, 12, 0x7 },
- };
- static const struct ksz90x1_reg_field ksz9031_ctl_grp[] = {
- { "txen-skew-ps", 4, 0, 0x7 }, { "rxdv-skew-ps", 4, 4, 0x7 }
- };
- static const struct ksz90x1_reg_field ksz9031_clk_grp[] = {
- { "rxc-skew-ps", 5, 0, 0xf }, { "txc-skew-ps", 5, 5, 0xf }
- };
- static int ksz90x1_of_config_group(struct phy_device *phydev,
- struct ksz90x1_ofcfg *ofcfg,
- int ps_to_regval)
- {
- struct udevice *dev = phydev->dev;
- struct phy_driver *drv = phydev->drv;
- int val[4];
- int i, changed = 0, offset, max;
- u16 regval = 0;
- ofnode node;
- if (!drv || !drv->writeext)
- return -EOPNOTSUPP;
- node = phydev->node;
- if (!ofnode_valid(node)) {
- /* Look for a PHY node under the Ethernet node */
- node = dev_read_subnode(dev, "ethernet-phy");
- }
- if (!ofnode_valid(node)) {
- /* No node found, look in the Ethernet node */
- node = dev_ofnode(dev);
- }
- for (i = 0; i < ofcfg->grpsz; i++) {
- val[i] = ofnode_read_u32_default(node, ofcfg->grp[i].name, ~0);
- offset = ofcfg->grp[i].off;
- if (val[i] == -1) {
- /* Default register value for KSZ9021 */
- regval |= ofcfg->grp[i].dflt << offset;
- } else {
- changed = 1; /* Value was changed in OF */
- /* Calculate the register value and fix corner cases */
- max = (1 << ofcfg->grp[i].size) - 1;
- if (val[i] > ps_to_regval * max) {
- regval |= max << offset;
- } else {
- regval |= (val[i] / ps_to_regval) << offset;
- }
- }
- }
- if (!changed)
- return 0;
- return drv->writeext(phydev, 0, ofcfg->devad, ofcfg->reg, regval);
- }
- static int ksz9021_of_config(struct phy_device *phydev)
- {
- struct ksz90x1_ofcfg ofcfg[] = {
- { MII_KSZ9021_EXT_RGMII_RX_DATA_SKEW, 0, ksz90x1_rxd_grp, 4 },
- { MII_KSZ9021_EXT_RGMII_TX_DATA_SKEW, 0, ksz90x1_txd_grp, 4 },
- { MII_KSZ9021_EXT_RGMII_CLOCK_SKEW, 0, ksz9021_clk_grp, 4 },
- };
- int i, ret = 0;
- for (i = 0; i < ARRAY_SIZE(ofcfg); i++) {
- ret = ksz90x1_of_config_group(phydev, &ofcfg[i],
- KSZ9021_PS_TO_REG);
- if (ret)
- return ret;
- }
- return 0;
- }
- static int ksz9031_of_config(struct phy_device *phydev)
- {
- struct ksz90x1_ofcfg ofcfg[] = {
- { MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW, 2, ksz9031_ctl_grp, 2 },
- { MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW, 2, ksz90x1_rxd_grp, 4 },
- { MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW, 2, ksz90x1_txd_grp, 4 },
- { MII_KSZ9031_EXT_RGMII_CLOCK_SKEW, 2, ksz9031_clk_grp, 2 },
- };
- int i, ret = 0;
- for (i = 0; i < ARRAY_SIZE(ofcfg); i++) {
- ret = ksz90x1_of_config_group(phydev, &ofcfg[i],
- KSZ9031_PS_TO_REG);
- if (ret)
- return ret;
- }
- return 0;
- }
- static int ksz9031_center_flp_timing(struct phy_device *phydev)
- {
- struct phy_driver *drv = phydev->drv;
- int ret = 0;
- if (!drv || !drv->writeext)
- return -EOPNOTSUPP;
- ret = drv->writeext(phydev, 0, 0, MII_KSZ9031_FLP_BURST_TX_LO, 0x1A80);
- if (ret)
- return ret;
- ret = drv->writeext(phydev, 0, 0, MII_KSZ9031_FLP_BURST_TX_HI, 0x6);
- return ret;
- }
- #else /* !CONFIG_DM_ETH */
- static int ksz9021_of_config(struct phy_device *phydev)
- {
- return 0;
- }
- static int ksz9031_of_config(struct phy_device *phydev)
- {
- return 0;
- }
- static int ksz9031_center_flp_timing(struct phy_device *phydev)
- {
- return 0;
- }
- #endif
- /*
- * KSZ9021
- */
- int ksz9021_phy_extended_write(struct phy_device *phydev, int regnum, u16 val)
- {
- /* extended registers */
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9021_EXTENDED_CTRL, regnum | 0x8000);
- return phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9021_EXTENDED_DATAW, val);
- }
- int ksz9021_phy_extended_read(struct phy_device *phydev, int regnum)
- {
- /* extended registers */
- phy_write(phydev, MDIO_DEVAD_NONE, MII_KSZ9021_EXTENDED_CTRL, regnum);
- return phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ9021_EXTENDED_DATAR);
- }
- static int ksz9021_phy_extread(struct phy_device *phydev, int addr, int devaddr,
- int regnum)
- {
- return ksz9021_phy_extended_read(phydev, regnum);
- }
- static int ksz9021_phy_extwrite(struct phy_device *phydev, int addr,
- int devaddr, int regnum, u16 val)
- {
- return ksz9021_phy_extended_write(phydev, regnum, val);
- }
- static int ksz9021_config(struct phy_device *phydev)
- {
- unsigned ctrl1000 = 0;
- const unsigned master = CTRL1000_PREFER_MASTER |
- CTRL1000_CONFIG_MASTER | CTRL1000_MANUAL_CONFIG;
- unsigned features = phydev->drv->features;
- int ret;
- ret = ksz9021_of_config(phydev);
- if (ret)
- return ret;
- if (env_get("disable_giga"))
- features &= ~(SUPPORTED_1000baseT_Half |
- SUPPORTED_1000baseT_Full);
- /* force master mode for 1000BaseT due to chip errata */
- if (features & SUPPORTED_1000baseT_Half)
- ctrl1000 |= ADVERTISE_1000HALF | master;
- if (features & SUPPORTED_1000baseT_Full)
- ctrl1000 |= ADVERTISE_1000FULL | master;
- phydev->advertising = features;
- phydev->supported = features;
- phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, ctrl1000);
- genphy_config_aneg(phydev);
- genphy_restart_aneg(phydev);
- return 0;
- }
- static struct phy_driver ksz9021_driver = {
- .name = "Micrel ksz9021",
- .uid = 0x221610,
- .mask = 0xfffffe,
- .features = PHY_GBIT_FEATURES,
- .config = &ksz9021_config,
- .startup = &ksz90xx_startup,
- .shutdown = &genphy_shutdown,
- .writeext = &ksz9021_phy_extwrite,
- .readext = &ksz9021_phy_extread,
- };
- /*
- * KSZ9031
- */
- int ksz9031_phy_extended_write(struct phy_device *phydev,
- int devaddr, int regnum, u16 mode, u16 val)
- {
- /*select register addr for mmd*/
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_ACCES_CTRL, devaddr);
- /*select register for mmd*/
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_REG_DATA, regnum);
- /*setup mode*/
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_ACCES_CTRL, (mode | devaddr));
- /*write the value*/
- return phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_REG_DATA, val);
- }
- int ksz9031_phy_extended_read(struct phy_device *phydev, int devaddr,
- int regnum, u16 mode)
- {
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_ACCES_CTRL, devaddr);
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_REG_DATA, regnum);
- phy_write(phydev, MDIO_DEVAD_NONE,
- MII_KSZ9031_MMD_ACCES_CTRL, (devaddr | mode));
- return phy_read(phydev, MDIO_DEVAD_NONE, MII_KSZ9031_MMD_REG_DATA);
- }
- static int ksz9031_phy_extread(struct phy_device *phydev, int addr, int devaddr,
- int regnum)
- {
- return ksz9031_phy_extended_read(phydev, devaddr, regnum,
- MII_KSZ9031_MOD_DATA_NO_POST_INC);
- }
- static int ksz9031_phy_extwrite(struct phy_device *phydev, int addr,
- int devaddr, int regnum, u16 val)
- {
- return ksz9031_phy_extended_write(phydev, devaddr, regnum,
- MII_KSZ9031_MOD_DATA_POST_INC_RW, val);
- }
- static int ksz9031_config(struct phy_device *phydev)
- {
- int ret;
- ret = ksz9031_of_config(phydev);
- if (ret)
- return ret;
- ret = ksz9031_center_flp_timing(phydev);
- if (ret)
- return ret;
- /* add an option to disable the gigabit feature of this PHY */
- if (env_get("disable_giga")) {
- unsigned features;
- unsigned bmcr;
- /* disable speed 1000 in features supported by the PHY */
- features = phydev->drv->features;
- features &= ~(SUPPORTED_1000baseT_Half |
- SUPPORTED_1000baseT_Full);
- phydev->advertising = phydev->supported = features;
- /* disable speed 1000 in Basic Control Register */
- bmcr = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
- bmcr &= ~(1 << 6);
- phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, bmcr);
- /* disable speed 1000 in 1000Base-T Control Register */
- phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0);
- /* start autoneg */
- genphy_config_aneg(phydev);
- genphy_restart_aneg(phydev);
- return 0;
- }
- return genphy_config(phydev);
- }
- static struct phy_driver ksz9031_driver = {
- .name = "Micrel ksz9031",
- .uid = PHY_ID_KSZ9031,
- .mask = MII_KSZ9x31_SILICON_REV_MASK,
- .features = PHY_GBIT_FEATURES,
- .config = &ksz9031_config,
- .startup = &ksz90xx_startup,
- .shutdown = &genphy_shutdown,
- .writeext = &ksz9031_phy_extwrite,
- .readext = &ksz9031_phy_extread,
- };
- /*
- * KSZ9131
- */
- #define KSZ9131RN_MMD_COMMON_CTRL_REG 2
- #define KSZ9131RN_RXC_DLL_CTRL 76
- #define KSZ9131RN_TXC_DLL_CTRL 77
- #define KSZ9131RN_DLL_CTRL_BYPASS BIT_MASK(12)
- #define KSZ9131RN_DLL_ENABLE_DELAY 0
- #define KSZ9131RN_DLL_DISABLE_DELAY BIT(12)
- static int ksz9131_config_rgmii_delay(struct phy_device *phydev)
- {
- struct phy_driver *drv = phydev->drv;
- u16 rxcdll_val, txcdll_val, val;
- int ret;
- switch (phydev->interface) {
- case PHY_INTERFACE_MODE_RGMII:
- rxcdll_val = KSZ9131RN_DLL_DISABLE_DELAY;
- txcdll_val = KSZ9131RN_DLL_DISABLE_DELAY;
- break;
- case PHY_INTERFACE_MODE_RGMII_ID:
- rxcdll_val = KSZ9131RN_DLL_ENABLE_DELAY;
- txcdll_val = KSZ9131RN_DLL_ENABLE_DELAY;
- break;
- case PHY_INTERFACE_MODE_RGMII_RXID:
- rxcdll_val = KSZ9131RN_DLL_ENABLE_DELAY;
- txcdll_val = KSZ9131RN_DLL_DISABLE_DELAY;
- break;
- case PHY_INTERFACE_MODE_RGMII_TXID:
- rxcdll_val = KSZ9131RN_DLL_DISABLE_DELAY;
- txcdll_val = KSZ9131RN_DLL_ENABLE_DELAY;
- break;
- default:
- return 0;
- }
- val = drv->readext(phydev, 0, KSZ9131RN_MMD_COMMON_CTRL_REG,
- KSZ9131RN_RXC_DLL_CTRL);
- val &= ~KSZ9131RN_DLL_CTRL_BYPASS;
- val |= rxcdll_val;
- ret = drv->writeext(phydev, 0, KSZ9131RN_MMD_COMMON_CTRL_REG,
- KSZ9131RN_RXC_DLL_CTRL, val);
- if (ret)
- return ret;
- val = drv->readext(phydev, 0, KSZ9131RN_MMD_COMMON_CTRL_REG,
- KSZ9131RN_TXC_DLL_CTRL);
- val &= ~KSZ9131RN_DLL_CTRL_BYPASS;
- val |= txcdll_val;
- ret = drv->writeext(phydev, 0, KSZ9131RN_MMD_COMMON_CTRL_REG,
- KSZ9131RN_TXC_DLL_CTRL, val);
- return ret;
- }
- static int ksz9131_config(struct phy_device *phydev)
- {
- int ret;
- if (phy_interface_is_rgmii(phydev)) {
- ret = ksz9131_config_rgmii_delay(phydev);
- if (ret)
- return ret;
- }
- /* add an option to disable the gigabit feature of this PHY */
- if (env_get("disable_giga")) {
- unsigned features;
- unsigned bmcr;
- /* disable speed 1000 in features supported by the PHY */
- features = phydev->drv->features;
- features &= ~(SUPPORTED_1000baseT_Half |
- SUPPORTED_1000baseT_Full);
- phydev->advertising = phydev->supported = features;
- /* disable speed 1000 in Basic Control Register */
- bmcr = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
- bmcr &= ~(1 << 6);
- phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, bmcr);
- /* disable speed 1000 in 1000Base-T Control Register */
- phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0);
- /* start autoneg */
- genphy_config_aneg(phydev);
- genphy_restart_aneg(phydev);
- return 0;
- }
- return genphy_config(phydev);
- }
- static struct phy_driver ksz9131_driver = {
- .name = "Micrel ksz9131",
- .uid = PHY_ID_KSZ9131,
- .mask = MII_KSZ9x31_SILICON_REV_MASK,
- .features = PHY_GBIT_FEATURES,
- .config = &ksz9131_config,
- .startup = &ksz90xx_startup,
- .shutdown = &genphy_shutdown,
- .writeext = &ksz9031_phy_extwrite,
- .readext = &ksz9031_phy_extread,
- };
- int ksz9xx1_phy_get_id(struct phy_device *phydev)
- {
- unsigned int phyid;
- get_phy_id(phydev->bus, phydev->addr, MDIO_DEVAD_NONE, &phyid);
- return phyid;
- }
- int phy_micrel_ksz90x1_init(void)
- {
- phy_register(&ksz9021_driver);
- phy_register(&ksz9031_driver);
- phy_register(&ksz9131_driver);
- return 0;
- }
|