ftmac100.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Faraday FTMAC100 Ethernet
  4. *
  5. * (C) Copyright 2009 Faraday Technology
  6. * Po-Yu Chuang <ratbert@faraday-tech.com>
  7. */
  8. #ifndef __FTMAC100_H
  9. #define __FTMAC100_H
  10. struct ftmac100 {
  11. unsigned int isr; /* 0x00 */
  12. unsigned int imr; /* 0x04 */
  13. unsigned int mac_madr; /* 0x08 */
  14. unsigned int mac_ladr; /* 0x0c */
  15. unsigned int maht0; /* 0x10 */
  16. unsigned int maht1; /* 0x14 */
  17. unsigned int txpd; /* 0x18 */
  18. unsigned int rxpd; /* 0x1c */
  19. unsigned int txr_badr; /* 0x20 */
  20. unsigned int rxr_badr; /* 0x24 */
  21. unsigned int itc; /* 0x28 */
  22. unsigned int aptc; /* 0x2c */
  23. unsigned int dblac; /* 0x30 */
  24. unsigned int pad1[3]; /* 0x34 - 0x3c */
  25. unsigned int pad2[16]; /* 0x40 - 0x7c */
  26. unsigned int pad3[2]; /* 0x80 - 0x84 */
  27. unsigned int maccr; /* 0x88 */
  28. unsigned int macsr; /* 0x8c */
  29. unsigned int phycr; /* 0x90 */
  30. unsigned int phywdata; /* 0x94 */
  31. unsigned int fcr; /* 0x98 */
  32. unsigned int bpr; /* 0x9c */
  33. unsigned int pad4[8]; /* 0xa0 - 0xbc */
  34. unsigned int pad5; /* 0xc0 */
  35. unsigned int ts; /* 0xc4 */
  36. unsigned int dmafifos; /* 0xc8 */
  37. unsigned int tm; /* 0xcc */
  38. unsigned int pad6; /* 0xd0 */
  39. unsigned int tx_mcol_scol; /* 0xd4 */
  40. unsigned int rpf_aep; /* 0xd8 */
  41. unsigned int xm_pg; /* 0xdc */
  42. unsigned int runt_tlcc; /* 0xe0 */
  43. unsigned int crcer_ftl; /* 0xe4 */
  44. unsigned int rlc_rcc; /* 0xe8 */
  45. unsigned int broc; /* 0xec */
  46. unsigned int mulca; /* 0xf0 */
  47. unsigned int rp; /* 0xf4 */
  48. unsigned int xp; /* 0xf8 */
  49. };
  50. /*
  51. * Interrupt status register & interrupt mask register
  52. */
  53. #define FTMAC100_INT_RPKT_FINISH (1 << 0)
  54. #define FTMAC100_INT_NORXBUF (1 << 1)
  55. #define FTMAC100_INT_XPKT_FINISH (1 << 2)
  56. #define FTMAC100_INT_NOTXBUF (1 << 3)
  57. #define FTMAC100_INT_XPKT_OK (1 << 4)
  58. #define FTMAC100_INT_XPKT_LOST (1 << 5)
  59. #define FTMAC100_INT_RPKT_SAV (1 << 6)
  60. #define FTMAC100_INT_RPKT_LOST (1 << 7)
  61. #define FTMAC100_INT_AHB_ERR (1 << 8)
  62. #define FTMAC100_INT_PHYSTS_CHG (1 << 9)
  63. /*
  64. * Automatic polling timer control register
  65. */
  66. #define FTMAC100_APTC_RXPOLL_CNT(x) (((x) & 0xf) << 0)
  67. #define FTMAC100_APTC_RXPOLL_TIME_SEL (1 << 4)
  68. #define FTMAC100_APTC_TXPOLL_CNT(x) (((x) & 0xf) << 8)
  69. #define FTMAC100_APTC_TXPOLL_TIME_SEL (1 << 12)
  70. /*
  71. * MAC control register
  72. */
  73. #define FTMAC100_MACCR_XDMA_EN (1 << 0)
  74. #define FTMAC100_MACCR_RDMA_EN (1 << 1)
  75. #define FTMAC100_MACCR_SW_RST (1 << 2)
  76. #define FTMAC100_MACCR_LOOP_EN (1 << 3)
  77. #define FTMAC100_MACCR_CRC_DIS (1 << 4)
  78. #define FTMAC100_MACCR_XMT_EN (1 << 5)
  79. #define FTMAC100_MACCR_ENRX_IN_HALFTX (1 << 6)
  80. #define FTMAC100_MACCR_RCV_EN (1 << 8)
  81. #define FTMAC100_MACCR_HT_MULTI_EN (1 << 9)
  82. #define FTMAC100_MACCR_RX_RUNT (1 << 10)
  83. #define FTMAC100_MACCR_RX_FTL (1 << 11)
  84. #define FTMAC100_MACCR_RCV_ALL (1 << 12)
  85. #define FTMAC100_MACCR_CRC_APD (1 << 14)
  86. #define FTMAC100_MACCR_FULLDUP (1 << 15)
  87. #define FTMAC100_MACCR_RX_MULTIPKT (1 << 16)
  88. #define FTMAC100_MACCR_RX_BROADPKT (1 << 17)
  89. /*
  90. * Transmit descriptor, aligned to 16 bytes
  91. */
  92. struct ftmac100_txdes {
  93. unsigned int txdes0;
  94. unsigned int txdes1;
  95. unsigned int txdes2; /* TXBUF_BADR */
  96. unsigned int txdes3; /* not used by HW */
  97. } __attribute__ ((aligned(16)));
  98. #define FTMAC100_TXDES0_TXPKT_LATECOL (1 << 0)
  99. #define FTMAC100_TXDES0_TXPKT_EXSCOL (1 << 1)
  100. #define FTMAC100_TXDES0_TXDMA_OWN (1 << 31)
  101. #define FTMAC100_TXDES1_TXBUF_SIZE(x) ((x) & 0x7ff)
  102. #define FTMAC100_TXDES1_LTS (1 << 27)
  103. #define FTMAC100_TXDES1_FTS (1 << 28)
  104. #define FTMAC100_TXDES1_TX2FIC (1 << 29)
  105. #define FTMAC100_TXDES1_TXIC (1 << 30)
  106. #define FTMAC100_TXDES1_EDOTR (1 << 31)
  107. /*
  108. * Receive descriptor, aligned to 16 bytes
  109. */
  110. struct ftmac100_rxdes {
  111. unsigned int rxdes0;
  112. unsigned int rxdes1;
  113. unsigned int rxdes2; /* RXBUF_BADR */
  114. unsigned int rxdes3; /* not used by HW */
  115. } __attribute__ ((aligned(16)));
  116. #define FTMAC100_RXDES0_RFL(des) ((des) & 0x7ff)
  117. #define FTMAC100_RXDES0_MULTICAST (1 << 16)
  118. #define FTMAC100_RXDES0_BROADCAST (1 << 17)
  119. #define FTMAC100_RXDES0_RX_ERR (1 << 18)
  120. #define FTMAC100_RXDES0_CRC_ERR (1 << 19)
  121. #define FTMAC100_RXDES0_FTL (1 << 20)
  122. #define FTMAC100_RXDES0_RUNT (1 << 21)
  123. #define FTMAC100_RXDES0_RX_ODD_NB (1 << 22)
  124. #define FTMAC100_RXDES0_LRS (1 << 28)
  125. #define FTMAC100_RXDES0_FRS (1 << 29)
  126. #define FTMAC100_RXDES0_RXDMA_OWN (1 << 31)
  127. #define FTMAC100_RXDES1_RXBUF_SIZE(x) ((x) & 0x7ff)
  128. #define FTMAC100_RXDES1_EDORR (1 << 31)
  129. #endif /* __FTMAC100_H */