pic32_sdhci.c 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Support of SDHCI for Microchip PIC32 SoC.
  4. *
  5. * Copyright (C) 2015 Microchip Technology Inc.
  6. * Andrei Pistirica <andrei.pistirica@microchip.com>
  7. */
  8. #include <dm.h>
  9. #include <sdhci.h>
  10. #include <clk.h>
  11. #include <linux/errno.h>
  12. #include <mach/pic32.h>
  13. struct pic32_sdhci_plat {
  14. struct mmc_config cfg;
  15. struct mmc mmc;
  16. };
  17. static int pic32_sdhci_probe(struct udevice *dev)
  18. {
  19. struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
  20. struct pic32_sdhci_plat *plat = dev_get_plat(dev);
  21. struct sdhci_host *host = dev_get_priv(dev);
  22. struct clk clk;
  23. ulong clk_rate;
  24. int ret;
  25. ret = clk_get_by_name(dev, "base_clk", &clk);
  26. if (ret)
  27. return ret;
  28. clk_rate = clk_get_rate(&clk);
  29. clk_free(&clk);
  30. if (IS_ERR_VALUE(clk_rate))
  31. return clk_rate;
  32. host->ioaddr = dev_remap_addr(dev);
  33. if (!host->ioaddr)
  34. return -EINVAL;
  35. host->name = dev->name;
  36. host->quirks = SDHCI_QUIRK_NO_HISPD_BIT;
  37. host->bus_width = dev_read_u32_default(dev, "bus-width", 4);
  38. host->max_clk = clk_rate;
  39. host->mmc = &plat->mmc;
  40. host->mmc->dev = dev;
  41. ret = sdhci_setup_cfg(&plat->cfg, host, 0, 0);
  42. if (ret)
  43. return ret;
  44. host->mmc->priv = host;
  45. upriv->mmc = host->mmc;
  46. ret = sdhci_probe(dev);
  47. if (ret)
  48. return ret;
  49. if (!dev_read_bool(dev, "microchip,use-sdcd")) {
  50. // Use workaround 1 for erratum #15 by default
  51. u8 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
  52. ctrl = (ctrl & ~SDHCI_CTRL_CD_TEST_INS) | SDHCI_CTRL_CD_TEST;
  53. sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
  54. }
  55. return 0;
  56. }
  57. static int pic32_sdhci_bind(struct udevice *dev)
  58. {
  59. struct pic32_sdhci_plat *plat = dev_get_plat(dev);
  60. return sdhci_bind(dev, &plat->mmc, &plat->cfg);
  61. }
  62. static const struct udevice_id pic32_sdhci_ids[] = {
  63. { .compatible = "microchip,pic32mzda-sdhci" },
  64. { }
  65. };
  66. U_BOOT_DRIVER(pic32_sdhci_drv) = {
  67. .name = "pic32_sdhci",
  68. .id = UCLASS_MMC,
  69. .of_match = pic32_sdhci_ids,
  70. .ops = &sdhci_ops,
  71. .bind = pic32_sdhci_bind,
  72. .probe = pic32_sdhci_probe,
  73. .priv_auto = sizeof(struct sdhci_host),
  74. .plat_auto = sizeof(struct pic32_sdhci_plat)
  75. };