123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * (C) Copyright 2016 Nexell
- * DeokJin, Lee <truevirtue@nexell.co.kr>
- */
- #include <common.h>
- #include <dm.h>
- #include <errno.h>
- #include <malloc.h>
- #include <asm/global_data.h>
- #include <asm/io.h>
- #include <asm/gpio.h>
- DECLARE_GLOBAL_DATA_PTR;
- struct nx_gpio_regs {
- u32 data; /* Data register */
- u32 outputenb; /* Output Enable register */
- u32 detmode[2]; /* Detect Mode Register */
- u32 intenb; /* Interrupt Enable Register */
- u32 det; /* Event Detect Register */
- u32 pad; /* Pad Status Register */
- };
- struct nx_alive_gpio_regs {
- u32 pwrgate; /* Power Gating Register */
- u32 reserved0[28]; /* Reserved0 */
- u32 outputenb_reset;/* Alive GPIO Output Enable Reset Register */
- u32 outputenb; /* Alive GPIO Output Enable Register */
- u32 outputenb_read; /* Alive GPIO Output Read Register */
- u32 reserved1[3]; /* Reserved1 */
- u32 pad_reset; /* Alive GPIO Output Reset Register */
- u32 data; /* Alive GPIO Output Register */
- u32 pad_read; /* Alive GPIO Pad Read Register */
- u32 reserved2[33]; /* Reserved2 */
- u32 pad; /* Alive GPIO Input Value Register */
- };
- struct nx_gpio_plat {
- void *regs;
- int gpio_count;
- const char *bank_name;
- };
- static int nx_alive_gpio_is_check(struct udevice *dev)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- const char *bank_name = plat->bank_name;
- if (!strcmp(bank_name, "gpio_alv"))
- return 1;
- return 0;
- }
- static int nx_alive_gpio_direction_input(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_alive_gpio_regs *const regs = plat->regs;
- setbits_le32(®s->outputenb_reset, 1 << pin);
- return 0;
- }
- static int nx_alive_gpio_direction_output(struct udevice *dev, unsigned int pin,
- int val)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_alive_gpio_regs *const regs = plat->regs;
- if (val)
- setbits_le32(®s->data, 1 << pin);
- else
- setbits_le32(®s->pad_reset, 1 << pin);
- setbits_le32(®s->outputenb, 1 << pin);
- return 0;
- }
- static int nx_alive_gpio_get_value(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_alive_gpio_regs *const regs = plat->regs;
- unsigned int mask = 1UL << pin;
- unsigned int value;
- value = (readl(®s->pad_read) & mask) >> pin;
- return value;
- }
- static int nx_alive_gpio_set_value(struct udevice *dev, unsigned int pin,
- int val)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_alive_gpio_regs *const regs = plat->regs;
- if (val)
- setbits_le32(®s->data, 1 << pin);
- else
- clrbits_le32(®s->pad_reset, 1 << pin);
- return 0;
- }
- static int nx_alive_gpio_get_function(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_alive_gpio_regs *const regs = plat->regs;
- unsigned int mask = (1UL << pin);
- unsigned int output;
- output = readl(®s->outputenb_read) & mask;
- if (output)
- return GPIOF_OUTPUT;
- else
- return GPIOF_INPUT;
- }
- static int nx_gpio_direction_input(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_gpio_regs *const regs = plat->regs;
- if (nx_alive_gpio_is_check(dev))
- return nx_alive_gpio_direction_input(dev, pin);
- clrbits_le32(®s->outputenb, 1 << pin);
- return 0;
- }
- static int nx_gpio_direction_output(struct udevice *dev, unsigned int pin,
- int val)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_gpio_regs *const regs = plat->regs;
- if (nx_alive_gpio_is_check(dev))
- return nx_alive_gpio_direction_output(dev, pin, val);
- if (val)
- setbits_le32(®s->data, 1 << pin);
- else
- clrbits_le32(®s->data, 1 << pin);
- setbits_le32(®s->outputenb, 1 << pin);
- return 0;
- }
- static int nx_gpio_get_value(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_gpio_regs *const regs = plat->regs;
- unsigned int mask = 1UL << pin;
- unsigned int value;
- if (nx_alive_gpio_is_check(dev))
- return nx_alive_gpio_get_value(dev, pin);
- value = (readl(®s->pad) & mask) >> pin;
- return value;
- }
- static int nx_gpio_set_value(struct udevice *dev, unsigned int pin, int val)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_gpio_regs *const regs = plat->regs;
- if (nx_alive_gpio_is_check(dev))
- return nx_alive_gpio_set_value(dev, pin, val);
- if (val)
- setbits_le32(®s->data, 1 << pin);
- else
- clrbits_le32(®s->data, 1 << pin);
- return 0;
- }
- static int nx_gpio_get_function(struct udevice *dev, unsigned int pin)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- struct nx_gpio_regs *const regs = plat->regs;
- unsigned int mask = (1UL << pin);
- unsigned int output;
- if (nx_alive_gpio_is_check(dev))
- return nx_alive_gpio_get_function(dev, pin);
- output = readl(®s->outputenb) & mask;
- if (output)
- return GPIOF_OUTPUT;
- else
- return GPIOF_INPUT;
- }
- static int nx_gpio_probe(struct udevice *dev)
- {
- struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- uc_priv->gpio_count = plat->gpio_count;
- uc_priv->bank_name = plat->bank_name;
- return 0;
- }
- static int nx_gpio_of_to_plat(struct udevice *dev)
- {
- struct nx_gpio_plat *plat = dev_get_plat(dev);
- plat->regs = map_physmem(devfdt_get_addr(dev),
- sizeof(struct nx_gpio_regs),
- MAP_NOCACHE);
- plat->gpio_count = dev_read_s32_default(dev, "nexell,gpio-bank-width",
- 32);
- plat->bank_name = dev_read_string(dev, "gpio-bank-name");
- return 0;
- }
- static const struct dm_gpio_ops nx_gpio_ops = {
- .direction_input = nx_gpio_direction_input,
- .direction_output = nx_gpio_direction_output,
- .get_value = nx_gpio_get_value,
- .set_value = nx_gpio_set_value,
- .get_function = nx_gpio_get_function,
- };
- static const struct udevice_id nx_gpio_ids[] = {
- { .compatible = "nexell,nexell-gpio" },
- { }
- };
- U_BOOT_DRIVER(nx_gpio) = {
- .name = "nx_gpio",
- .id = UCLASS_GPIO,
- .of_match = nx_gpio_ids,
- .ops = &nx_gpio_ops,
- .of_to_plat = nx_gpio_of_to_plat,
- .plat_auto = sizeof(struct nx_gpio_plat),
- .probe = nx_gpio_probe,
- };
|