gpio-rza1.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2019 Marek Vasut <marek.vasut@gmail.com>
  4. */
  5. #include <common.h>
  6. #include <clk.h>
  7. #include <dm.h>
  8. #include <errno.h>
  9. #include <asm/global_data.h>
  10. #include <asm/gpio.h>
  11. #include <asm/io.h>
  12. #include <linux/bitops.h>
  13. #define P(bank) (0x0000 + (bank) * 4)
  14. #define PSR(bank) (0x0100 + (bank) * 4)
  15. #define PPR(bank) (0x0200 + (bank) * 4)
  16. #define PM(bank) (0x0300 + (bank) * 4)
  17. #define PMC(bank) (0x0400 + (bank) * 4)
  18. #define PFC(bank) (0x0500 + (bank) * 4)
  19. #define PFCE(bank) (0x0600 + (bank) * 4)
  20. #define PNOT(bank) (0x0700 + (bank) * 4)
  21. #define PMSR(bank) (0x0800 + (bank) * 4)
  22. #define PMCSR(bank) (0x0900 + (bank) * 4)
  23. #define PFCAE(bank) (0x0A00 + (bank) * 4)
  24. #define PIBC(bank) (0x4000 + (bank) * 4)
  25. #define PBDC(bank) (0x4100 + (bank) * 4)
  26. #define PIPC(bank) (0x4200 + (bank) * 4)
  27. #define RZA1_MAX_GPIO_PER_BANK 16
  28. DECLARE_GLOBAL_DATA_PTR;
  29. struct r7s72100_gpio_priv {
  30. void __iomem *regs;
  31. int bank;
  32. };
  33. static int r7s72100_gpio_get_value(struct udevice *dev, unsigned offset)
  34. {
  35. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  36. return !!(readw(priv->regs + PPR(priv->bank)) & BIT(offset));
  37. }
  38. static int r7s72100_gpio_set_value(struct udevice *dev, unsigned line,
  39. int value)
  40. {
  41. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  42. writel(BIT(line + 16) | (value ? BIT(line) : 0),
  43. priv->regs + PSR(priv->bank));
  44. return 0;
  45. }
  46. static void r7s72100_gpio_set_direction(struct udevice *dev, unsigned line,
  47. bool output)
  48. {
  49. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  50. writel(BIT(line + 16), priv->regs + PMCSR(priv->bank));
  51. writel(BIT(line + 16) | (output ? 0 : BIT(line)),
  52. priv->regs + PMSR(priv->bank));
  53. clrsetbits_le16(priv->regs + PIBC(priv->bank), BIT(line),
  54. output ? 0 : BIT(line));
  55. }
  56. static int r7s72100_gpio_direction_input(struct udevice *dev, unsigned offset)
  57. {
  58. r7s72100_gpio_set_direction(dev, offset, false);
  59. return 0;
  60. }
  61. static int r7s72100_gpio_direction_output(struct udevice *dev, unsigned offset,
  62. int value)
  63. {
  64. /* write GPIO value to output before selecting output mode of pin */
  65. r7s72100_gpio_set_value(dev, offset, value);
  66. r7s72100_gpio_set_direction(dev, offset, true);
  67. return 0;
  68. }
  69. static int r7s72100_gpio_get_function(struct udevice *dev, unsigned offset)
  70. {
  71. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  72. if (readw(priv->regs + PM(priv->bank)) & BIT(offset))
  73. return GPIOF_INPUT;
  74. else
  75. return GPIOF_OUTPUT;
  76. }
  77. static const struct dm_gpio_ops r7s72100_gpio_ops = {
  78. .direction_input = r7s72100_gpio_direction_input,
  79. .direction_output = r7s72100_gpio_direction_output,
  80. .get_value = r7s72100_gpio_get_value,
  81. .set_value = r7s72100_gpio_set_value,
  82. .get_function = r7s72100_gpio_get_function,
  83. };
  84. static int r7s72100_gpio_probe(struct udevice *dev)
  85. {
  86. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  87. struct r7s72100_gpio_priv *priv = dev_get_priv(dev);
  88. struct fdtdec_phandle_args args;
  89. int node = dev_of_offset(dev);
  90. int ret;
  91. fdt_addr_t addr_base;
  92. uc_priv->bank_name = dev->name;
  93. dev = dev_get_parent(dev);
  94. addr_base = dev_read_addr(dev);
  95. if (addr_base == FDT_ADDR_T_NONE)
  96. return -EINVAL;
  97. priv->regs = (void __iomem *)addr_base;
  98. ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, node, "gpio-ranges",
  99. NULL, 3, 0, &args);
  100. priv->bank = ret == 0 ? (args.args[1] / RZA1_MAX_GPIO_PER_BANK) : -1;
  101. uc_priv->gpio_count = ret == 0 ? args.args[2] : RZA1_MAX_GPIO_PER_BANK;
  102. return 0;
  103. }
  104. U_BOOT_DRIVER(r7s72100_gpio) = {
  105. .name = "r7s72100-gpio",
  106. .id = UCLASS_GPIO,
  107. .ops = &r7s72100_gpio_ops,
  108. .priv_auto = sizeof(struct r7s72100_gpio_priv),
  109. .probe = r7s72100_gpio_probe,
  110. };