axp_gpio.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2015 Hans de Goede <hdegoede@redhat.com>
  4. *
  5. * X-Powers AXP Power Management ICs gpio driver
  6. */
  7. #include <common.h>
  8. #include <asm/arch/gpio.h>
  9. #include <asm/arch/pmic_bus.h>
  10. #include <asm/gpio.h>
  11. #include <axp_pmic.h>
  12. #include <dm.h>
  13. #include <dm/device-internal.h>
  14. #include <dm/lists.h>
  15. #include <dm/root.h>
  16. #include <errno.h>
  17. static int axp_gpio_set_value(struct udevice *dev, unsigned pin, int val);
  18. static u8 axp_get_gpio_ctrl_reg(unsigned pin)
  19. {
  20. switch (pin) {
  21. case 0: return AXP_GPIO0_CTRL;
  22. case 1: return AXP_GPIO1_CTRL;
  23. #ifdef AXP_GPIO2_CTRL
  24. case 2: return AXP_GPIO2_CTRL;
  25. #endif
  26. #ifdef AXP_GPIO3_CTRL
  27. case 3: return AXP_GPIO3_CTRL;
  28. #endif
  29. }
  30. return 0;
  31. }
  32. static int axp_gpio_direction_input(struct udevice *dev, unsigned pin)
  33. {
  34. u8 reg;
  35. switch (pin) {
  36. #ifndef CONFIG_AXP152_POWER /* NA on axp152 */
  37. case SUNXI_GPIO_AXP0_VBUS_DETECT:
  38. return 0;
  39. #endif
  40. default:
  41. reg = axp_get_gpio_ctrl_reg(pin);
  42. if (reg == 0)
  43. return -EINVAL;
  44. return pmic_bus_write(reg, AXP_GPIO_CTRL_INPUT);
  45. }
  46. }
  47. static int axp_gpio_direction_output(struct udevice *dev, unsigned pin,
  48. int val)
  49. {
  50. __maybe_unused int ret;
  51. u8 reg;
  52. switch (pin) {
  53. #ifdef AXP_MISC_CTRL_N_VBUSEN_FUNC
  54. /* Only available on later PMICs */
  55. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  56. ret = pmic_bus_clrbits(AXP_MISC_CTRL,
  57. AXP_MISC_CTRL_N_VBUSEN_FUNC);
  58. if (ret)
  59. return ret;
  60. return axp_gpio_set_value(dev, pin, val);
  61. #endif
  62. default:
  63. reg = axp_get_gpio_ctrl_reg(pin);
  64. if (reg == 0)
  65. return -EINVAL;
  66. return pmic_bus_write(reg, val ? AXP_GPIO_CTRL_OUTPUT_HIGH :
  67. AXP_GPIO_CTRL_OUTPUT_LOW);
  68. }
  69. }
  70. static int axp_gpio_get_value(struct udevice *dev, unsigned pin)
  71. {
  72. u8 reg, val, mask;
  73. int ret;
  74. switch (pin) {
  75. #ifndef CONFIG_AXP152_POWER /* NA on axp152 */
  76. case SUNXI_GPIO_AXP0_VBUS_DETECT:
  77. ret = pmic_bus_read(AXP_POWER_STATUS, &val);
  78. mask = AXP_POWER_STATUS_VBUS_PRESENT;
  79. break;
  80. #endif
  81. #ifdef AXP_MISC_CTRL_N_VBUSEN_FUNC
  82. /* Only available on later PMICs */
  83. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  84. ret = pmic_bus_read(AXP_VBUS_IPSOUT, &val);
  85. mask = AXP_VBUS_IPSOUT_DRIVEBUS;
  86. break;
  87. #endif
  88. default:
  89. reg = axp_get_gpio_ctrl_reg(pin);
  90. if (reg == 0)
  91. return -EINVAL;
  92. ret = pmic_bus_read(AXP_GPIO_STATE, &val);
  93. mask = 1 << (pin + AXP_GPIO_STATE_OFFSET);
  94. }
  95. if (ret)
  96. return ret;
  97. return (val & mask) ? 1 : 0;
  98. }
  99. static int axp_gpio_set_value(struct udevice *dev, unsigned pin, int val)
  100. {
  101. u8 reg;
  102. switch (pin) {
  103. #ifdef AXP_MISC_CTRL_N_VBUSEN_FUNC
  104. /* Only available on later PMICs */
  105. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  106. if (val)
  107. return pmic_bus_setbits(AXP_VBUS_IPSOUT,
  108. AXP_VBUS_IPSOUT_DRIVEBUS);
  109. else
  110. return pmic_bus_clrbits(AXP_VBUS_IPSOUT,
  111. AXP_VBUS_IPSOUT_DRIVEBUS);
  112. #endif
  113. default:
  114. reg = axp_get_gpio_ctrl_reg(pin);
  115. if (reg == 0)
  116. return -EINVAL;
  117. return pmic_bus_write(reg, val ? AXP_GPIO_CTRL_OUTPUT_HIGH :
  118. AXP_GPIO_CTRL_OUTPUT_LOW);
  119. }
  120. }
  121. static const struct dm_gpio_ops gpio_axp_ops = {
  122. .direction_input = axp_gpio_direction_input,
  123. .direction_output = axp_gpio_direction_output,
  124. .get_value = axp_gpio_get_value,
  125. .set_value = axp_gpio_set_value,
  126. };
  127. static int gpio_axp_probe(struct udevice *dev)
  128. {
  129. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  130. /* Tell the uclass how many GPIOs we have */
  131. uc_priv->bank_name = strdup(SUNXI_GPIO_AXP0_PREFIX);
  132. uc_priv->gpio_count = SUNXI_GPIO_AXP0_GPIO_COUNT;
  133. return 0;
  134. }
  135. U_BOOT_DRIVER(gpio_axp) = {
  136. .name = "gpio_axp",
  137. .id = UCLASS_GPIO,
  138. .ops = &gpio_axp_ops,
  139. .probe = gpio_axp_probe,
  140. };
  141. int axp_gpio_init(void)
  142. {
  143. struct udevice *dev;
  144. int ret;
  145. ret = pmic_bus_init();
  146. if (ret)
  147. return ret;
  148. /* There is no devicetree support for the axp yet, so bind directly */
  149. ret = device_bind_driver(dm_root(), "gpio_axp", "AXP-gpio", &dev);
  150. if (ret)
  151. return ret;
  152. return 0;
  153. }