cherryhill.rst 1.3 KB

123456789101112131415161718192021222324252627282930
  1. .. SPDX-License-Identifier: GPL-2.0+
  2. .. sectionauthor:: Bin Meng <bmeng.cn@gmail.com>
  3. Cherry Hill CRB
  4. ===============
  5. This uses Intel FSP for Braswell platform. Download it from Intel FSP website,
  6. put the .fd file to the board directory and rename it to fsp.bin.
  7. Extract descriptor.bin and me.bin from the original BIOS on the board using
  8. ifdtool and put them to the board directory as well.
  9. Note the FSP package for Braswell does not ship a traditional legacy VGA BIOS
  10. image for the integrated graphics device. Instead a new binary called Video
  11. BIOS Table (VBT) is shipped. Put it to the board directory and rename it to
  12. vbt.bin if you want graphics support in U-Boot.
  13. Now you can build U-Boot and obtain u-boot.rom::
  14. $ make cherryhill_defconfig
  15. $ make all
  16. An important note for programming u-boot.rom to the on-board SPI flash is that
  17. you need make sure the SPI flash's 'quad enable' bit in its status register
  18. matches the settings in the descriptor.bin, otherwise the board won't boot.
  19. For the on-board SPI flash MX25U6435F, this can be done by writing 0x40 to the
  20. status register by DediProg in: Config > Modify Status Register > Write Status
  21. Register(s) > Register1 Value(Hex). This is is a one-time change. Once set, it
  22. persists in SPI flash part regardless of the u-boot.rom image burned.