zmx25.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (c) 2011 Graf-Syteco, Matthias Weisser
  4. * <weisserm@arcor.de>
  5. *
  6. * Based on tx25.c:
  7. * (C) Copyright 2009 DENX Software Engineering
  8. * Author: John Rigby <jrigby@gmail.com>
  9. *
  10. * Based on imx27lite.c:
  11. * Copyright (C) 2008,2009 Eric Jarrige <jorasse@users.sourceforge.net>
  12. * Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com>
  13. * And:
  14. * RedBoot tx25_misc.c Copyright (C) 2009 Red Hat
  15. */
  16. #include <common.h>
  17. #include <cpu_func.h>
  18. #include <env.h>
  19. #include <init.h>
  20. #include <asm/global_data.h>
  21. #include <asm/gpio.h>
  22. #include <asm/io.h>
  23. #include <asm/arch/imx-regs.h>
  24. #include <asm/arch/iomux-mx25.h>
  25. #include <linux/delay.h>
  26. DECLARE_GLOBAL_DATA_PTR;
  27. int board_init()
  28. {
  29. static const iomux_v3_cfg_t sdhc1_pads[] = {
  30. NEW_PAD_CTRL(MX25_PAD_SD1_CMD__SD1_CMD, NO_PAD_CTRL),
  31. NEW_PAD_CTRL(MX25_PAD_SD1_CLK__SD1_CLK, NO_PAD_CTRL),
  32. NEW_PAD_CTRL(MX25_PAD_SD1_DATA0__SD1_DATA0, NO_PAD_CTRL),
  33. NEW_PAD_CTRL(MX25_PAD_SD1_DATA1__SD1_DATA1, NO_PAD_CTRL),
  34. NEW_PAD_CTRL(MX25_PAD_SD1_DATA2__SD1_DATA2, NO_PAD_CTRL),
  35. NEW_PAD_CTRL(MX25_PAD_SD1_DATA3__SD1_DATA3, NO_PAD_CTRL),
  36. };
  37. static const iomux_v3_cfg_t dig_out_pads[] = {
  38. MX25_PAD_CSI_D8__GPIO_1_7, /* Ouput 1 Ctrl */
  39. MX25_PAD_CSI_D7__GPIO_1_6, /* Ouput 2 Ctrl */
  40. NEW_PAD_CTRL(MX25_PAD_CSI_D6__GPIO_1_31, 0), /* Ouput 1 Stat */
  41. NEW_PAD_CTRL(MX25_PAD_CSI_D5__GPIO_1_30, 0), /* Ouput 2 Stat */
  42. };
  43. static const iomux_v3_cfg_t led_pads[] = {
  44. MX25_PAD_CSI_D9__GPIO_4_21,
  45. MX25_PAD_CSI_D4__GPIO_1_29,
  46. };
  47. static const iomux_v3_cfg_t can_pads[] = {
  48. NEW_PAD_CTRL(MX25_PAD_GPIO_A__CAN1_TX, NO_PAD_CTRL),
  49. NEW_PAD_CTRL(MX25_PAD_GPIO_B__CAN1_RX, NO_PAD_CTRL),
  50. NEW_PAD_CTRL(MX25_PAD_GPIO_C__CAN2_TX, NO_PAD_CTRL),
  51. NEW_PAD_CTRL(MX25_PAD_GPIO_D__CAN2_RX, NO_PAD_CTRL),
  52. };
  53. static const iomux_v3_cfg_t i2c3_pads[] = {
  54. MX25_PAD_CSPI1_SS1__I2C3_DAT,
  55. MX25_PAD_GPIO_E__I2C3_CLK,
  56. };
  57. icache_enable();
  58. /* Setup of core voltage selection pin to run at 1.4V */
  59. imx_iomux_v3_setup_pad(MX25_PAD_EXT_ARMCLK__GPIO_3_15); /* VCORE */
  60. gpio_direction_output(IMX_GPIO_NR(3, 15), 1);
  61. /* Setup of SD card pins*/
  62. imx_iomux_v3_setup_multiple_pads(sdhc1_pads, ARRAY_SIZE(sdhc1_pads));
  63. /* Setup of digital output for USB power and OC */
  64. imx_iomux_v3_setup_pad(MX25_PAD_CSI_D3__GPIO_1_28); /* USB Power */
  65. gpio_direction_output(IMX_GPIO_NR(1, 28), 1);
  66. imx_iomux_v3_setup_pad(MX25_PAD_CSI_D2__GPIO_1_27); /* USB OC */
  67. gpio_direction_input(IMX_GPIO_NR(1, 18));
  68. /* Setup of digital output control pins */
  69. imx_iomux_v3_setup_multiple_pads(dig_out_pads,
  70. ARRAY_SIZE(dig_out_pads));
  71. /* Switch both output drivers off */
  72. gpio_direction_output(IMX_GPIO_NR(1, 7), 0);
  73. gpio_direction_output(IMX_GPIO_NR(1, 6), 0);
  74. /* Setup of key input pin */
  75. imx_iomux_v3_setup_pad(NEW_PAD_CTRL(MX25_PAD_KPP_ROW0__GPIO_2_29, 0));
  76. gpio_direction_input(IMX_GPIO_NR(2, 29));
  77. /* Setup of status LED outputs */
  78. imx_iomux_v3_setup_multiple_pads(led_pads, ARRAY_SIZE(led_pads));
  79. /* Switch both LEDs off */
  80. gpio_direction_output(IMX_GPIO_NR(4, 21), 0);
  81. gpio_direction_output(IMX_GPIO_NR(1, 29), 0);
  82. /* Setup of CAN1 and CAN2 signals */
  83. imx_iomux_v3_setup_multiple_pads(can_pads, ARRAY_SIZE(can_pads));
  84. /* Setup of I2C3 signals */
  85. imx_iomux_v3_setup_multiple_pads(i2c3_pads, ARRAY_SIZE(i2c3_pads));
  86. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  87. return 0;
  88. }
  89. int board_late_init(void)
  90. {
  91. const char *e;
  92. #ifdef CONFIG_FEC_MXC
  93. /*
  94. * FIXME: need to revisit this
  95. * The original code enabled PUE and 100-k pull-down without PKE, so the right
  96. * value here is likely:
  97. * 0 for no pull
  98. * or:
  99. * PAD_CTL_PUS_100K_DOWN for 100-k pull-down
  100. */
  101. #define FEC_OUT_PAD_CTRL 0
  102. static const iomux_v3_cfg_t fec_pads[] = {
  103. MX25_PAD_FEC_TX_CLK__FEC_TX_CLK,
  104. MX25_PAD_FEC_RX_DV__FEC_RX_DV,
  105. MX25_PAD_FEC_RDATA0__FEC_RDATA0,
  106. NEW_PAD_CTRL(MX25_PAD_FEC_TDATA0__FEC_TDATA0, FEC_OUT_PAD_CTRL),
  107. NEW_PAD_CTRL(MX25_PAD_FEC_TX_EN__FEC_TX_EN, FEC_OUT_PAD_CTRL),
  108. NEW_PAD_CTRL(MX25_PAD_FEC_MDC__FEC_MDC, FEC_OUT_PAD_CTRL),
  109. MX25_PAD_FEC_MDIO__FEC_MDIO,
  110. MX25_PAD_FEC_RDATA1__FEC_RDATA1,
  111. NEW_PAD_CTRL(MX25_PAD_FEC_TDATA1__FEC_TDATA1, FEC_OUT_PAD_CTRL),
  112. MX25_PAD_UPLL_BYPCLK__GPIO_3_16, /* LAN-RESET */
  113. MX25_PAD_UART2_CTS__FEC_RX_ER, /* FEC_RX_ERR */
  114. };
  115. imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
  116. /* assert PHY reset (low) */
  117. gpio_direction_output(IMX_GPIO_NR(3, 16), 0);
  118. udelay(5000);
  119. /* deassert PHY reset */
  120. gpio_set_value(IMX_GPIO_NR(3, 16), 1);
  121. udelay(5000);
  122. #endif
  123. e = env_get("gs_base_board");
  124. if (e != NULL) {
  125. if (strcmp(e, "G283") == 0) {
  126. int key = gpio_get_value(IMX_GPIO_NR(2, 29));
  127. if (key) {
  128. /* Switch on both LEDs to inidcate boot mode */
  129. gpio_set_value(IMX_GPIO_NR(1, 29), 0);
  130. gpio_set_value(IMX_GPIO_NR(4, 21), 0);
  131. env_set("preboot", "run gs_slow_boot");
  132. } else
  133. env_set("preboot", "run gs_fast_boot");
  134. }
  135. }
  136. return 0;
  137. }
  138. int dram_init(void)
  139. {
  140. /* dram_init must store complete ramsize in gd->ram_size */
  141. gd->ram_size = get_ram_size((void *)PHYS_SDRAM,
  142. PHYS_SDRAM_SIZE);
  143. return 0;
  144. }