tlb.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2014 Freescale Semiconductor, Inc.
  4. */
  5. #include <common.h>
  6. #include <asm/mmu.h>
  7. struct fsl_e_tlb_entry tlb_table[] = {
  8. /* TLB 0 - for temp stack in cache */
  9. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR,
  10. CONFIG_SYS_INIT_RAM_ADDR_PHYS,
  11. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  12. 0, 0, BOOKE_PAGESZ_4K, 0),
  13. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
  14. CONFIG_SYS_INIT_RAM_ADDR_PHYS + 4 * 1024,
  15. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  16. 0, 0, BOOKE_PAGESZ_4K, 0),
  17. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
  18. CONFIG_SYS_INIT_RAM_ADDR_PHYS + 8 * 1024,
  19. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  20. 0, 0, BOOKE_PAGESZ_4K, 0),
  21. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024,
  22. CONFIG_SYS_INIT_RAM_ADDR_PHYS + 12 * 1024,
  23. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  24. 0, 0, BOOKE_PAGESZ_4K, 0),
  25. /* TLB 1 */
  26. /* *I*** - Covers boot page */
  27. #if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L3_ADDR)
  28. /*
  29. * *I*G - L3SRAM. When L3 is used as 256K SRAM, the address of the
  30. * SRAM is at 0xfffc0000, it covered the 0xfffff000.
  31. */
  32. SET_TLB_ENTRY(1, CONFIG_SYS_INIT_L3_ADDR, CONFIG_SYS_INIT_L3_ADDR,
  33. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  34. 0, 0, BOOKE_PAGESZ_256K, 1),
  35. #else
  36. SET_TLB_ENTRY(1, 0xfffff000, 0xfffff000,
  37. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  38. 0, 0, BOOKE_PAGESZ_4K, 1),
  39. #endif
  40. /* *I*G* - CCSRBAR */
  41. SET_TLB_ENTRY(1, CONFIG_SYS_CCSRBAR, CONFIG_SYS_CCSRBAR_PHYS,
  42. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  43. 0, 1, BOOKE_PAGESZ_16M, 1),
  44. /* *I*G* - Flash, localbus */
  45. /* This will be changed to *I*G* after relocation to RAM. */
  46. SET_TLB_ENTRY(1, CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE_PHYS,
  47. MAS3_SX|MAS3_SR, MAS2_W|MAS2_G,
  48. 0, 2, BOOKE_PAGESZ_256M, 1),
  49. #ifndef CONFIG_SPL_BUILD
  50. /* *I*G* - PCI */
  51. SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_MEM_VIRT, CONFIG_SYS_PCIE1_MEM_PHYS,
  52. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  53. 0, 3, BOOKE_PAGESZ_1G, 1),
  54. /* *I*G* - PCI I/O */
  55. SET_TLB_ENTRY(1, CONFIG_SYS_PCIE1_IO_VIRT, CONFIG_SYS_PCIE1_IO_PHYS,
  56. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  57. 0, 4, BOOKE_PAGESZ_256K, 1),
  58. /* Bman/Qman */
  59. #ifdef CONFIG_SYS_BMAN_MEM_PHYS
  60. SET_TLB_ENTRY(1, CONFIG_SYS_BMAN_MEM_BASE, CONFIG_SYS_BMAN_MEM_PHYS,
  61. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  62. 0, 5, BOOKE_PAGESZ_16M, 1),
  63. SET_TLB_ENTRY(1, CONFIG_SYS_BMAN_MEM_BASE + 0x01000000,
  64. CONFIG_SYS_BMAN_MEM_PHYS + 0x01000000,
  65. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  66. 0, 6, BOOKE_PAGESZ_16M, 1),
  67. #endif
  68. #ifdef CONFIG_SYS_QMAN_MEM_PHYS
  69. SET_TLB_ENTRY(1, CONFIG_SYS_QMAN_MEM_BASE, CONFIG_SYS_QMAN_MEM_PHYS,
  70. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  71. 0, 7, BOOKE_PAGESZ_16M, 1),
  72. SET_TLB_ENTRY(1, CONFIG_SYS_QMAN_MEM_BASE + 0x01000000,
  73. CONFIG_SYS_QMAN_MEM_PHYS + 0x01000000,
  74. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  75. 0, 8, BOOKE_PAGESZ_16M, 1),
  76. #endif
  77. #endif
  78. #ifdef CONFIG_SYS_DCSRBAR_PHYS
  79. SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
  80. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  81. 0, 9, BOOKE_PAGESZ_4M, 1),
  82. #endif
  83. #ifdef CONFIG_SYS_NAND_BASE
  84. SET_TLB_ENTRY(1, CONFIG_SYS_NAND_BASE, CONFIG_SYS_NAND_BASE_PHYS,
  85. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  86. 0, 10, BOOKE_PAGESZ_64K, 1),
  87. #endif
  88. #ifdef CONFIG_SYS_CPLD_BASE
  89. SET_TLB_ENTRY(1, CONFIG_SYS_CPLD_BASE, CONFIG_SYS_CPLD_BASE_PHYS,
  90. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  91. 0, 11, BOOKE_PAGESZ_256K, 1),
  92. #endif
  93. #if defined(CONFIG_RAMBOOT_PBL) && !defined(CONFIG_SPL_BUILD)
  94. SET_TLB_ENTRY(1, CONFIG_SYS_DDR_SDRAM_BASE, CONFIG_SYS_DDR_SDRAM_BASE,
  95. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_M,
  96. 0, 12, BOOKE_PAGESZ_1G, 1),
  97. SET_TLB_ENTRY(1, CONFIG_SYS_DDR_SDRAM_BASE + 0x40000000,
  98. CONFIG_SYS_DDR_SDRAM_BASE + 0x40000000,
  99. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_M,
  100. 0, 13, BOOKE_PAGESZ_1G, 1)
  101. #endif
  102. /* entry 14 and 15 has been used hard coded, they will be disabled
  103. * in cpu_init_f, so if needed more, will use entry 16 later.
  104. */
  105. };
  106. int num_tlb_entries = ARRAY_SIZE(tlb_table);