ls1012aqds_qixis.h 780 B

12345678910111213141516171819202122232425262728293031323334
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2016 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __LS1043AQDS_QIXIS_H__
  6. #define __LS1043AQDS_QIXIS_H__
  7. /* Definitions of QIXIS Registers for LS1043AQDS */
  8. /* BRDCFG4[4:7] select EC1 and EC2 as a pair */
  9. #define BRDCFG4_EMISEL_MASK 0xe0
  10. #define BRDCFG4_EMISEL_SHIFT 6
  11. /* SYSCLK */
  12. #define QIXIS_SYSCLK_66 0x0
  13. #define QIXIS_SYSCLK_83 0x1
  14. #define QIXIS_SYSCLK_100 0x2
  15. #define QIXIS_SYSCLK_125 0x3
  16. #define QIXIS_SYSCLK_133 0x4
  17. /* DDRCLK */
  18. #define QIXIS_DDRCLK_66 0x0
  19. #define QIXIS_DDRCLK_100 0x1
  20. #define QIXIS_DDRCLK_125 0x2
  21. #define QIXIS_DDRCLK_133 0x3
  22. /* BRDCFG2 - SD clock*/
  23. #define QIXIS_SDCLK1_100 0x0
  24. #define QIXIS_SDCLK1_125 0x1
  25. #define QIXIS_SDCLK1_165 0x2
  26. #define QIXIS_SDCLK1_100_SP 0x3
  27. #endif