12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455 |
- # SPDX-License-Identifier: GPL-2.0+
- #
- # Copyright (C) 2017 Andes Technology Corporation.
- # Rick Chen, Andes Technology Corporation <rick@andestech.com>
- ifeq ($(CONFIG_ARCH_RV64I),y)
- ARCH_BASE = rv64im
- ABI_BASE = lp64
- endif
- ifeq ($(CONFIG_ARCH_RV32I),y)
- ARCH_BASE = rv32im
- ABI_BASE = ilp32
- endif
- ifeq ($(CONFIG_RISCV_ISA_A),y)
- ARCH_A = a
- endif
- ifeq ($(CONFIG_RISCV_ISA_F),y)
- ARCH_F = f
- endif
- ifeq ($(CONFIG_RISCV_ISA_D),y)
- ARCH_D = d
- ABI_D = d
- endif
- ifeq ($(CONFIG_RISCV_ISA_C),y)
- ARCH_C = c
- endif
- ifeq ($(CONFIG_CMODEL_MEDLOW),y)
- CMODEL = medlow
- endif
- ifeq ($(CONFIG_CMODEL_MEDANY),y)
- CMODEL = medany
- endif
- RISCV_MARCH = $(ARCH_BASE)$(ARCH_A)$(ARCH_F)$(ARCH_D)$(ARCH_C)
- ABI = $(ABI_BASE)$(ABI_D)
- # Newer binutils versions default to ISA spec version 20191213 which moves some
- # instructions from the I extension to the Zicsr and Zifencei extensions.
- toolchain-need-zicsr-zifencei := $(call cc-option-yn, -mabi=$(ABI) -march=$(RISCV_MARCH)_zicsr_zifencei)
- ifeq ($(toolchain-need-zicsr-zifencei),y)
- RISCV_MARCH := $(RISCV_MARCH)_zicsr_zifencei
- endif
- ARCH_FLAGS = -march=$(RISCV_MARCH) -mabi=$(ABI) \
- -mcmodel=$(CMODEL)
- PLATFORM_CPPFLAGS += $(ARCH_FLAGS)
- CFLAGS_EFI += $(ARCH_FLAGS)
- head-y := arch/riscv/cpu/start.o
- libs-y += arch/riscv/cpu/
- libs-y += arch/riscv/cpu/$(CPU)/
- libs-y += arch/riscv/lib/
|