Kconfig 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. if ARCH_DAVINCI
  2. choice
  3. prompt "DaVinci board select"
  4. optional
  5. config TARGET_DA850EVM
  6. bool "DA850 EVM board"
  7. select MACH_DAVINCI_DA850_EVM
  8. select SOC_DA850
  9. select SUPPORT_SPL
  10. config TARGET_OMAPL138_LCDK
  11. bool "OMAPL138 LCDK"
  12. select SOC_DA8XX
  13. select SUPPORT_SPL
  14. select SPL_BOARD_INIT
  15. config TARGET_LEGOEV3
  16. bool "LEGO MINDSTORMS EV3"
  17. select MACH_DAVINCI_DA850_EVM
  18. select SOC_DA850
  19. endchoice
  20. config SYS_SOC
  21. default "davinci"
  22. config DA850_LOWLEVEL
  23. bool "Enable Lowlevel DA850 initialization"
  24. depends on SOC_DA850
  25. config SYS_DA850_PLL_INIT
  26. bool
  27. config SYS_DA850_DDR_INIT
  28. bool
  29. config SOC_DA850
  30. bool
  31. select SOC_DA8XX
  32. config SOC_DA8XX
  33. bool
  34. select SYS_DA850_DDR_INIT if SUPPORT_SPL || DA850_LOWLEVEL
  35. select SYS_DA850_PLL_INIT if SUPPORT_SPL || DA850_LOWLEVEL
  36. config MACH_DAVINCI_DA850_EVM
  37. bool
  38. if SYS_DA850_PLL_INIT
  39. comment "DA850 PLL Initialization Parameters"
  40. config SYS_DV_CLKMODE
  41. int "PLLCTL Clock Mode"
  42. default 0
  43. help
  44. Set PLLCTL Clock Mode bit as External Clock or On Chip oscillator
  45. config SYS_DA850_PLL0_POSTDIV
  46. int "PLLC0 PLL Post-Divider"
  47. default 1
  48. help
  49. Value written to PLLC0 PLL Post-Divider Control Register
  50. config SYS_DA850_PLL0_PLLDIV1
  51. hex "PLLC0 Divider 1"
  52. default 0x8000
  53. help
  54. Value written to PLLC0 Divider 1 register
  55. config SYS_DA850_PLL0_PLLDIV2
  56. hex "PLLC0 Divider 2"
  57. default 0x8001
  58. help
  59. Value written to PLLC0 Divider 2 register
  60. config SYS_DA850_PLL0_PLLDIV3
  61. hex "PLLC0 Divider 3"
  62. default 0x8002
  63. help
  64. Value written to PLLC0 Divider 3 register
  65. config SYS_DA850_PLL0_PLLDIV4
  66. hex "PLLC0 Divider 4"
  67. default 0x8003
  68. help
  69. Value written to PLLC0 Divider 4 register
  70. config SYS_DA850_PLL0_PLLDIV5
  71. hex "PLLC0 Divider 5"
  72. default 0x8002
  73. help
  74. Value written to PLLC0 Divider 5 register
  75. config SYS_DA850_PLL0_PLLDIV6
  76. hex "PLLC0 Divider 6"
  77. default 0x8000
  78. help
  79. Value written to PLLC0 Divider 6 register
  80. config SYS_DA850_PLL0_PLLDIV7
  81. hex "PLLC0 Divider 7"
  82. default 0x8005
  83. help
  84. Value written to PLLC0 Divider 7 register
  85. config SYS_DA850_PLL1_POSTDIV
  86. hex "PLLC1 PLL Post-Divider"
  87. default 1
  88. help
  89. Value written to PLLC1 PLL Post-Divider Control Register
  90. config SYS_DA850_PLL1_PLLDIV1
  91. hex "PLLC1 Divider 2"
  92. default 0x8000
  93. help
  94. Value written to PLLC1 Divider 1 register
  95. config SYS_DA850_PLL1_PLLDIV2
  96. hex "PLLC1 Divider 2"
  97. default 0x8001
  98. help
  99. Value written to PLLC1 Divider 2 register
  100. config SYS_DA850_PLL1_PLLDIV3
  101. hex "PLLC1 Divider 3"
  102. default 0x8002
  103. help
  104. Value written to PLLC1 Divider 3 register
  105. endif
  106. source "board/davinci/da8xxevm/Kconfig"
  107. source "board/lego/ev3/Kconfig"
  108. config SPL_LDSCRIPT
  109. default "board/davinci/da8xxevm/u-boot-spl-da850evm.lds"
  110. endif