mx6sxsabresd.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2014 Freescale Semiconductor, Inc.
  4. *
  5. * Author: Fabio Estevam <fabio.estevam@freescale.com>
  6. */
  7. #include <asm/arch/clock.h>
  8. #include <asm/arch/crm_regs.h>
  9. #include <asm/arch/iomux.h>
  10. #include <asm/arch/imx-regs.h>
  11. #include <asm/arch/mx6-pins.h>
  12. #include <asm/arch/sys_proto.h>
  13. #include <asm/gpio.h>
  14. #include <asm/mach-imx/iomux-v3.h>
  15. #include <asm/io.h>
  16. #include <asm/mach-imx/mxc_i2c.h>
  17. #include <env.h>
  18. #include <linux/sizes.h>
  19. #include <common.h>
  20. #include <fsl_esdhc_imx.h>
  21. #include <mmc.h>
  22. #include <i2c.h>
  23. #include <miiphy.h>
  24. #include <netdev.h>
  25. #include <power/pmic.h>
  26. #include <power/pfuze100_pmic.h>
  27. #include "../common/pfuze.h"
  28. DECLARE_GLOBAL_DATA_PTR;
  29. #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  30. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  31. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  32. #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  33. PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
  34. PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  35. #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
  36. PAD_CTL_SPEED_HIGH | \
  37. PAD_CTL_DSE_48ohm | PAD_CTL_SRE_FAST)
  38. #define ENET_CLK_PAD_CTRL (PAD_CTL_SPEED_MED | \
  39. PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
  40. #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  41. PAD_CTL_SPEED_HIGH | PAD_CTL_SRE_FAST)
  42. #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
  43. PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm)
  44. #define WDOG_PAD_CTRL (PAD_CTL_PUE | PAD_CTL_PKE | PAD_CTL_SPEED_MED | \
  45. PAD_CTL_DSE_40ohm)
  46. int dram_init(void)
  47. {
  48. gd->ram_size = imx_ddr_size();
  49. return 0;
  50. }
  51. static iomux_v3_cfg_t const uart1_pads[] = {
  52. MX6_PAD_GPIO1_IO04__UART1_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  53. MX6_PAD_GPIO1_IO05__UART1_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  54. };
  55. static iomux_v3_cfg_t const wdog_b_pad = {
  56. MX6_PAD_GPIO1_IO13__GPIO1_IO_13 | MUX_PAD_CTRL(WDOG_PAD_CTRL),
  57. };
  58. static iomux_v3_cfg_t const fec1_pads[] = {
  59. MX6_PAD_ENET1_MDC__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  60. MX6_PAD_ENET1_MDIO__ENET1_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
  61. MX6_PAD_RGMII1_RX_CTL__ENET1_RX_EN | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  62. MX6_PAD_RGMII1_RD0__ENET1_RX_DATA_0 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  63. MX6_PAD_RGMII1_RD1__ENET1_RX_DATA_1 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  64. MX6_PAD_RGMII1_RD2__ENET1_RX_DATA_2 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  65. MX6_PAD_RGMII1_RD3__ENET1_RX_DATA_3 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  66. MX6_PAD_RGMII1_RXC__ENET1_RX_CLK | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  67. MX6_PAD_RGMII1_TX_CTL__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
  68. MX6_PAD_RGMII1_TD0__ENET1_TX_DATA_0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  69. MX6_PAD_RGMII1_TD1__ENET1_TX_DATA_1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  70. MX6_PAD_RGMII1_TD2__ENET1_TX_DATA_2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  71. MX6_PAD_RGMII1_TD3__ENET1_TX_DATA_3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  72. MX6_PAD_RGMII1_TXC__ENET1_RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  73. };
  74. static iomux_v3_cfg_t const peri_3v3_pads[] = {
  75. MX6_PAD_QSPI1A_DATA0__GPIO4_IO_16 | MUX_PAD_CTRL(NO_PAD_CTRL),
  76. };
  77. static iomux_v3_cfg_t const phy_control_pads[] = {
  78. /* 25MHz Ethernet PHY Clock */
  79. MX6_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
  80. /* ENET PHY Power */
  81. MX6_PAD_ENET2_COL__GPIO2_IO_6 | MUX_PAD_CTRL(NO_PAD_CTRL),
  82. /* AR8031 PHY Reset */
  83. MX6_PAD_ENET2_CRS__GPIO2_IO_7 | MUX_PAD_CTRL(NO_PAD_CTRL),
  84. };
  85. static void setup_iomux_uart(void)
  86. {
  87. imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  88. }
  89. static int setup_fec(void)
  90. {
  91. struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  92. struct anatop_regs *anatop = (struct anatop_regs *)ANATOP_BASE_ADDR;
  93. int reg, ret;
  94. /* Use 125MHz anatop loopback REF_CLK1 for ENET1 */
  95. clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK, 0);
  96. ret = enable_fec_anatop_clock(0, ENET_125MHZ);
  97. if (ret)
  98. return ret;
  99. imx_iomux_v3_setup_multiple_pads(phy_control_pads,
  100. ARRAY_SIZE(phy_control_pads));
  101. /* Enable the ENET power, active low */
  102. gpio_request(IMX_GPIO_NR(2, 6), "enet_rst");
  103. gpio_direction_output(IMX_GPIO_NR(2, 6) , 0);
  104. /* Reset AR8031 PHY */
  105. gpio_request(IMX_GPIO_NR(2, 7), "phy_rst");
  106. gpio_direction_output(IMX_GPIO_NR(2, 7) , 0);
  107. mdelay(10);
  108. gpio_set_value(IMX_GPIO_NR(2, 7), 1);
  109. reg = readl(&anatop->pll_enet);
  110. reg |= BM_ANADIG_PLL_ENET_REF_25M_ENABLE;
  111. writel(reg, &anatop->pll_enet);
  112. return 0;
  113. }
  114. int board_eth_init(bd_t *bis)
  115. {
  116. imx_iomux_v3_setup_multiple_pads(fec1_pads, ARRAY_SIZE(fec1_pads));
  117. setup_fec();
  118. return cpu_eth_init(bis);
  119. }
  120. int power_init_board(void)
  121. {
  122. struct udevice *dev;
  123. unsigned int reg;
  124. int ret;
  125. dev = pfuze_common_init();
  126. if (!dev)
  127. return -ENODEV;
  128. ret = pfuze_mode_init(dev, APS_PFM);
  129. if (ret < 0)
  130. return ret;
  131. /* Enable power of VGEN5 3V3, needed for SD3 */
  132. reg = pmic_reg_read(dev, PFUZE100_VGEN5VOL);
  133. reg &= ~LDO_VOL_MASK;
  134. reg |= (LDOB_3_30V | (1 << LDO_EN));
  135. pmic_reg_write(dev, PFUZE100_VGEN5VOL, reg);
  136. return 0;
  137. }
  138. int board_phy_config(struct phy_device *phydev)
  139. {
  140. /*
  141. * Enable 1.8V(SEL_1P5_1P8_POS_REG) on
  142. * Phy control debug reg 0
  143. */
  144. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  145. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  146. /* rgmii tx clock delay enable */
  147. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  148. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  149. if (phydev->drv->config)
  150. phydev->drv->config(phydev);
  151. return 0;
  152. }
  153. int board_early_init_f(void)
  154. {
  155. setup_iomux_uart();
  156. /* Enable PERI_3V3, which is used by SD2, ENET, LVDS, BT */
  157. imx_iomux_v3_setup_multiple_pads(peri_3v3_pads,
  158. ARRAY_SIZE(peri_3v3_pads));
  159. return 0;
  160. }
  161. int board_mmc_get_env_dev(int devno)
  162. {
  163. return devno;
  164. }
  165. #ifdef CONFIG_FSL_QSPI
  166. int board_qspi_init(void)
  167. {
  168. /* Set the clock */
  169. enable_qspi_clk(1);
  170. return 0;
  171. }
  172. #endif
  173. #ifdef CONFIG_VIDEO_MXS
  174. static iomux_v3_cfg_t const lcd_pads[] = {
  175. MX6_PAD_LCD1_CLK__LCDIF1_CLK | MUX_PAD_CTRL(LCD_PAD_CTRL),
  176. MX6_PAD_LCD1_ENABLE__LCDIF1_ENABLE | MUX_PAD_CTRL(LCD_PAD_CTRL),
  177. MX6_PAD_LCD1_HSYNC__LCDIF1_HSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
  178. MX6_PAD_LCD1_VSYNC__LCDIF1_VSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
  179. MX6_PAD_LCD1_DATA00__LCDIF1_DATA_0 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  180. MX6_PAD_LCD1_DATA01__LCDIF1_DATA_1 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  181. MX6_PAD_LCD1_DATA02__LCDIF1_DATA_2 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  182. MX6_PAD_LCD1_DATA03__LCDIF1_DATA_3 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  183. MX6_PAD_LCD1_DATA04__LCDIF1_DATA_4 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  184. MX6_PAD_LCD1_DATA05__LCDIF1_DATA_5 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  185. MX6_PAD_LCD1_DATA06__LCDIF1_DATA_6 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  186. MX6_PAD_LCD1_DATA07__LCDIF1_DATA_7 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  187. MX6_PAD_LCD1_DATA08__LCDIF1_DATA_8 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  188. MX6_PAD_LCD1_DATA09__LCDIF1_DATA_9 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  189. MX6_PAD_LCD1_DATA10__LCDIF1_DATA_10 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  190. MX6_PAD_LCD1_DATA11__LCDIF1_DATA_11 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  191. MX6_PAD_LCD1_DATA12__LCDIF1_DATA_12 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  192. MX6_PAD_LCD1_DATA13__LCDIF1_DATA_13 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  193. MX6_PAD_LCD1_DATA14__LCDIF1_DATA_14 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  194. MX6_PAD_LCD1_DATA15__LCDIF1_DATA_15 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  195. MX6_PAD_LCD1_DATA16__LCDIF1_DATA_16 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  196. MX6_PAD_LCD1_DATA17__LCDIF1_DATA_17 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  197. MX6_PAD_LCD1_DATA18__LCDIF1_DATA_18 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  198. MX6_PAD_LCD1_DATA19__LCDIF1_DATA_19 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  199. MX6_PAD_LCD1_DATA20__LCDIF1_DATA_20 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  200. MX6_PAD_LCD1_DATA21__LCDIF1_DATA_21 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  201. MX6_PAD_LCD1_DATA22__LCDIF1_DATA_22 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  202. MX6_PAD_LCD1_DATA23__LCDIF1_DATA_23 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  203. MX6_PAD_LCD1_RESET__GPIO3_IO_27 | MUX_PAD_CTRL(NO_PAD_CTRL),
  204. /* Use GPIO for Brightness adjustment, duty cycle = period */
  205. MX6_PAD_SD1_DATA2__GPIO6_IO_4 | MUX_PAD_CTRL(NO_PAD_CTRL),
  206. };
  207. static int setup_lcd(void)
  208. {
  209. enable_lcdif_clock(LCDIF1_BASE_ADDR, 1);
  210. imx_iomux_v3_setup_multiple_pads(lcd_pads, ARRAY_SIZE(lcd_pads));
  211. /* Reset the LCD */
  212. gpio_request(IMX_GPIO_NR(3, 27), "lcd_rst");
  213. gpio_direction_output(IMX_GPIO_NR(3, 27) , 0);
  214. udelay(500);
  215. gpio_direction_output(IMX_GPIO_NR(3, 27) , 1);
  216. /* Set Brightness to high */
  217. gpio_request(IMX_GPIO_NR(6, 4), "lcd_bright");
  218. gpio_direction_output(IMX_GPIO_NR(6, 4) , 1);
  219. return 0;
  220. }
  221. #endif
  222. int board_init(void)
  223. {
  224. /* Address of boot parameters */
  225. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  226. /*
  227. * Because kernel set WDOG_B mux before pad with the common pinctrl
  228. * framwork now and wdog reset will be triggered once set WDOG_B mux
  229. * with default pad setting, we set pad setting here to workaround this.
  230. * Since imx_iomux_v3_setup_pad also set mux before pad setting, we set
  231. * as GPIO mux firstly here to workaround it.
  232. */
  233. imx_iomux_v3_setup_pad(wdog_b_pad);
  234. /* Active high for ncp692 */
  235. gpio_request(IMX_GPIO_NR(4, 16), "ncp692_en");
  236. gpio_direction_output(IMX_GPIO_NR(4, 16), 1);
  237. #ifdef CONFIG_FSL_QSPI
  238. board_qspi_init();
  239. #endif
  240. #ifdef CONFIG_VIDEO_MXS
  241. setup_lcd();
  242. #endif
  243. return 0;
  244. }
  245. static bool is_reva(void)
  246. {
  247. return (nxp_board_rev() == 1);
  248. }
  249. int board_late_init(void)
  250. {
  251. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  252. if (is_reva())
  253. env_set("board_rev", "REVA");
  254. #endif
  255. return 0;
  256. }
  257. int checkboard(void)
  258. {
  259. printf("Board: MX6SX SABRE SDB rev%c\n", nxp_board_rev_string());
  260. return 0;
  261. }
  262. #ifdef CONFIG_SPL_BUILD
  263. #include <linux/libfdt.h>
  264. #include <spl.h>
  265. #include <asm/arch/mx6-ddr.h>
  266. static struct fsl_esdhc_cfg usdhc_cfg[3] = {
  267. {USDHC2_BASE_ADDR, 0, 4},
  268. {USDHC3_BASE_ADDR},
  269. {USDHC4_BASE_ADDR},
  270. };
  271. #define USDHC3_CD_GPIO IMX_GPIO_NR(2, 10)
  272. #define USDHC3_PWR_GPIO IMX_GPIO_NR(2, 11)
  273. #define USDHC4_CD_GPIO IMX_GPIO_NR(6, 21)
  274. static iomux_v3_cfg_t const usdhc2_pads[] = {
  275. MX6_PAD_SD2_CLK__USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  276. MX6_PAD_SD2_CMD__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  277. MX6_PAD_SD2_DATA0__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  278. MX6_PAD_SD2_DATA1__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  279. MX6_PAD_SD2_DATA2__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  280. MX6_PAD_SD2_DATA3__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  281. };
  282. static iomux_v3_cfg_t const usdhc3_pads[] = {
  283. MX6_PAD_SD3_CLK__USDHC3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  284. MX6_PAD_SD3_CMD__USDHC3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  285. MX6_PAD_SD3_DATA0__USDHC3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  286. MX6_PAD_SD3_DATA1__USDHC3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  287. MX6_PAD_SD3_DATA2__USDHC3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  288. MX6_PAD_SD3_DATA3__USDHC3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  289. MX6_PAD_SD3_DATA4__USDHC3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  290. MX6_PAD_SD3_DATA5__USDHC3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  291. MX6_PAD_SD3_DATA6__USDHC3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  292. MX6_PAD_SD3_DATA7__USDHC3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  293. /* CD pin */
  294. MX6_PAD_KEY_COL0__GPIO2_IO_10 | MUX_PAD_CTRL(NO_PAD_CTRL),
  295. /* RST_B, used for power reset cycle */
  296. MX6_PAD_KEY_COL1__GPIO2_IO_11 | MUX_PAD_CTRL(NO_PAD_CTRL),
  297. };
  298. static iomux_v3_cfg_t const usdhc4_pads[] = {
  299. MX6_PAD_SD4_CLK__USDHC4_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  300. MX6_PAD_SD4_CMD__USDHC4_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  301. MX6_PAD_SD4_DATA0__USDHC4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  302. MX6_PAD_SD4_DATA1__USDHC4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  303. MX6_PAD_SD4_DATA2__USDHC4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  304. MX6_PAD_SD4_DATA3__USDHC4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  305. MX6_PAD_SD4_DATA7__GPIO6_IO_21 | MUX_PAD_CTRL(NO_PAD_CTRL),
  306. };
  307. int board_mmc_init(bd_t *bis)
  308. {
  309. struct src *src_regs = (struct src *)SRC_BASE_ADDR;
  310. u32 val;
  311. u32 port;
  312. val = readl(&src_regs->sbmr1);
  313. if ((val & 0xc0) != 0x40) {
  314. printf("Not boot from USDHC!\n");
  315. return -EINVAL;
  316. }
  317. port = (val >> 11) & 0x3;
  318. printf("port %d\n", port);
  319. switch (port) {
  320. case 1:
  321. imx_iomux_v3_setup_multiple_pads(
  322. usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
  323. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  324. usdhc_cfg[0].esdhc_base = USDHC2_BASE_ADDR;
  325. break;
  326. case 2:
  327. imx_iomux_v3_setup_multiple_pads(
  328. usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
  329. gpio_direction_input(USDHC3_CD_GPIO);
  330. gpio_direction_output(USDHC3_PWR_GPIO, 1);
  331. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  332. usdhc_cfg[0].esdhc_base = USDHC3_BASE_ADDR;
  333. break;
  334. case 3:
  335. imx_iomux_v3_setup_multiple_pads(
  336. usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
  337. gpio_direction_input(USDHC4_CD_GPIO);
  338. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
  339. usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR;
  340. break;
  341. }
  342. gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
  343. return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
  344. }
  345. int board_mmc_getcd(struct mmc *mmc)
  346. {
  347. struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
  348. int ret = 0;
  349. switch (cfg->esdhc_base) {
  350. case USDHC2_BASE_ADDR:
  351. ret = 1; /* Assume uSDHC2 is always present */
  352. break;
  353. case USDHC3_BASE_ADDR:
  354. ret = !gpio_get_value(USDHC3_CD_GPIO);
  355. break;
  356. case USDHC4_BASE_ADDR:
  357. ret = !gpio_get_value(USDHC4_CD_GPIO);
  358. break;
  359. }
  360. return ret;
  361. }
  362. const struct mx6sx_iomux_ddr_regs mx6_ddr_ioregs = {
  363. .dram_dqm0 = 0x00000028,
  364. .dram_dqm1 = 0x00000028,
  365. .dram_dqm2 = 0x00000028,
  366. .dram_dqm3 = 0x00000028,
  367. .dram_ras = 0x00000020,
  368. .dram_cas = 0x00000020,
  369. .dram_odt0 = 0x00000020,
  370. .dram_odt1 = 0x00000020,
  371. .dram_sdba2 = 0x00000000,
  372. .dram_sdcke0 = 0x00003000,
  373. .dram_sdcke1 = 0x00003000,
  374. .dram_sdclk_0 = 0x00000030,
  375. .dram_sdqs0 = 0x00000028,
  376. .dram_sdqs1 = 0x00000028,
  377. .dram_sdqs2 = 0x00000028,
  378. .dram_sdqs3 = 0x00000028,
  379. .dram_reset = 0x00000020,
  380. };
  381. const struct mx6sx_iomux_grp_regs mx6_grp_ioregs = {
  382. .grp_addds = 0x00000020,
  383. .grp_ddrmode_ctl = 0x00020000,
  384. .grp_ddrpke = 0x00000000,
  385. .grp_ddrmode = 0x00020000,
  386. .grp_b0ds = 0x00000028,
  387. .grp_b1ds = 0x00000028,
  388. .grp_ctlds = 0x00000020,
  389. .grp_ddr_type = 0x000c0000,
  390. .grp_b2ds = 0x00000028,
  391. .grp_b3ds = 0x00000028,
  392. };
  393. const struct mx6_mmdc_calibration mx6_mmcd_calib = {
  394. .p0_mpwldectrl0 = 0x00290025,
  395. .p0_mpwldectrl1 = 0x00220022,
  396. .p0_mpdgctrl0 = 0x41480144,
  397. .p0_mpdgctrl1 = 0x01340130,
  398. .p0_mprddlctl = 0x3C3E4244,
  399. .p0_mpwrdlctl = 0x34363638,
  400. };
  401. static struct mx6_ddr3_cfg mem_ddr = {
  402. .mem_speed = 1600,
  403. .density = 4,
  404. .width = 32,
  405. .banks = 8,
  406. .rowaddr = 15,
  407. .coladdr = 10,
  408. .pagesz = 2,
  409. .trcd = 1375,
  410. .trcmin = 4875,
  411. .trasmin = 3500,
  412. };
  413. static void ccgr_init(void)
  414. {
  415. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  416. writel(0xFFFFFFFF, &ccm->CCGR0);
  417. writel(0xFFFFFFFF, &ccm->CCGR1);
  418. writel(0xFFFFFFFF, &ccm->CCGR2);
  419. writel(0xFFFFFFFF, &ccm->CCGR3);
  420. writel(0xFFFFFFFF, &ccm->CCGR4);
  421. writel(0xFFFFFFFF, &ccm->CCGR5);
  422. writel(0xFFFFFFFF, &ccm->CCGR6);
  423. writel(0xFFFFFFFF, &ccm->CCGR7);
  424. }
  425. static void spl_dram_init(void)
  426. {
  427. struct mx6_ddr_sysinfo sysinfo = {
  428. .dsize = mem_ddr.width/32,
  429. .cs_density = 24,
  430. .ncs = 1,
  431. .cs1_mirror = 0,
  432. .rtt_wr = 2,
  433. .rtt_nom = 2, /* RTT_Nom = RZQ/2 */
  434. .walat = 1, /* Write additional latency */
  435. .ralat = 5, /* Read additional latency */
  436. .mif3_mode = 3, /* Command prediction working mode */
  437. .bi_on = 1, /* Bank interleaving enabled */
  438. .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
  439. .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
  440. .ddr_type = DDR_TYPE_DDR3,
  441. .refsel = 1, /* Refresh cycles at 32KHz */
  442. .refr = 7, /* 8 refresh commands per refresh cycle */
  443. };
  444. mx6sx_dram_iocfg(mem_ddr.width, &mx6_ddr_ioregs, &mx6_grp_ioregs);
  445. mx6_dram_cfg(&sysinfo, &mx6_mmcd_calib, &mem_ddr);
  446. }
  447. void board_init_f(ulong dummy)
  448. {
  449. /* setup AIPS and disable watchdog */
  450. arch_cpu_init();
  451. ccgr_init();
  452. /* iomux and setup of i2c */
  453. board_early_init_f();
  454. /* setup GP timer */
  455. timer_init();
  456. /* UART clocks enabled and gd valid - init serial console */
  457. preloader_console_init();
  458. /* DDR initialization */
  459. spl_dram_init();
  460. /* Clear the BSS. */
  461. memset(__bss_start, 0, __bss_end - __bss_start);
  462. /* load/boot image from boot device */
  463. board_init_r(NULL, 0);
  464. }
  465. #endif