cache.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * ColdFire cache
  4. *
  5. * Copyright 2004-2012 Freescale Semiconductor, Inc.
  6. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  7. */
  8. #ifndef __CACHE_H
  9. #define __CACHE_H
  10. #if defined(CONFIG_MCF520x) || defined(CONFIG_MCF523x) || \
  11. defined(CONFIG_MCF52x2) || defined(CONFIG_MCF5227x)
  12. #define CONFIG_CF_V2
  13. #endif
  14. #if defined(CONFIG_MCF530x) || defined(CONFIG_MCF532x) || \
  15. defined(CONFIG_MCF5301x)
  16. #define CONFIG_CF_V3
  17. #endif
  18. #if defined(CONFIG_MCF5445x)
  19. #define CONFIG_CF_V4
  20. #elif defined(CONFIG_MCF5441x)
  21. #define CONFIG_CF_V4E /* Four Extra ACRn */
  22. #endif
  23. /* ***** CACR ***** */
  24. /* V2 Core */
  25. #ifdef CONFIG_CF_V2
  26. #define CF_CACR_CENB (1 << 31)
  27. #define CF_CACR_CPD (1 << 28)
  28. #define CF_CACR_CFRZ (1 << 27)
  29. #define CF_CACR_CEIB (1 << 10)
  30. #define CF_CACR_DCM (1 << 9)
  31. #define CF_CACR_DBWE (1 << 8)
  32. #if defined(CONFIG_MCF5249) || defined(CONFIG_MCF5253)
  33. #define CF_CACR_DWP (1 << 6)
  34. #else
  35. #define CF_CACR_CINV (1 << 24)
  36. #define CF_CACR_DISI (1 << 23)
  37. #define CF_CACR_DISD (1 << 22)
  38. #define CF_CACR_INVI (1 << 21)
  39. #define CF_CACR_INVD (1 << 20)
  40. #define CF_CACR_DWP (1 << 5)
  41. #define CF_CACR_EUSP (1 << 4)
  42. #endif /* CONFIG_MCF5249 || CONFIG_MCF5253 */
  43. #endif /* CONFIG_CF_V2 */
  44. /* V3 Core */
  45. #ifdef CONFIG_CF_V3
  46. #define CF_CACR_EC (1 << 31)
  47. #define CF_CACR_ESB (1 << 29)
  48. #define CF_CACR_DPI (1 << 28)
  49. #define CF_CACR_HLCK (1 << 27)
  50. #define CF_CACR_CINVA (1 << 24)
  51. #define CF_CACR_DNFB (1 << 10)
  52. #define CF_CACR_DCM_UNMASK 0xFFFFFCFF
  53. #define CF_CACR_DCM_WT (0 << 8)
  54. #define CF_CACR_DCM_CB (1 << 8)
  55. #define CF_CACR_DCM_P (2 << 8)
  56. #define CF_CACR_DCM_IP (3 << 8)
  57. #define CF_CACR_DW (1 << 5)
  58. #define CF_CACR_EUSP (1 << 4)
  59. #endif /* CONFIG_CF_V3 */
  60. /* V4 Core */
  61. #if defined(CONFIG_CF_V4) || defined(CONFIG_CF_V4E)
  62. #define CF_CACR_DEC (1 << 31)
  63. #define CF_CACR_DW (1 << 30)
  64. #define CF_CACR_DESB (1 << 29)
  65. #define CF_CACR_DDPI (1 << 28)
  66. #define CF_CACR_DHLCK (1 << 27)
  67. #define CF_CACR_DDCM_UNMASK (0xF9FFFFFF)
  68. #define CF_CACR_DDCM_WT (0 << 25)
  69. #define CF_CACR_DDCM_CB (1 << 25)
  70. #define CF_CACR_DDCM_P (2 << 25)
  71. #define CF_CACR_DDCM_IP (3 << 25)
  72. #define CF_CACR_DCINVA (1 << 24)
  73. #define CF_CACR_DDSP (1 << 23)
  74. #define CF_CACR_BEC (1 << 19)
  75. #define CF_CACR_BCINVA (1 << 18)
  76. #define CF_CACR_IEC (1 << 15)
  77. #define CF_CACR_DNFB (1 << 13)
  78. #define CF_CACR_IDPI (1 << 12)
  79. #define CF_CACR_IHLCK (1 << 11)
  80. #define CF_CACR_IDCM (1 << 10)
  81. #define CF_CACR_ICINVA (1 << 8)
  82. #define CF_CACR_IDSP (1 << 7)
  83. #define CF_CACR_EUSP (1 << 5)
  84. #if defined(CONFIG_MCF5445x) || defined(CONFIG_MCF5441x)
  85. #define CF_CACR_IVO (1 << 20)
  86. #define CF_CACR_SPA (1 << 14)
  87. #else
  88. #define CF_CACR_DF (1 << 4)
  89. #endif
  90. #endif /* CONFIG_CF_V4 */
  91. /* ***** ACR ***** */
  92. #define CF_ACR_ADR_UNMASK (0x00FFFFFF)
  93. #define CF_ACR_ADR(x) ((x & 0xFF) << 24)
  94. #define CF_ACR_ADRMSK_UNMASK (0xFF00FFFF)
  95. #define CF_ACR_ADRMSK(x) ((x & 0xFF) << 16)
  96. #define CF_ACR_EN (1 << 15)
  97. #define CF_ACR_SM_UNMASK (0xFFFF9FFF)
  98. #define CF_ACR_SM_UM (0 << 13)
  99. #define CF_ACR_SM_SM (1 << 13)
  100. #define CF_ACR_SM_ALL (3 << 13)
  101. #define CF_ACR_WP (1 << 2)
  102. /* V2 Core */
  103. #ifdef CONFIG_CF_V2
  104. #define CF_ACR_CM (1 << 6)
  105. #define CF_ACR_BWE (1 << 5)
  106. #else
  107. /* V3 & V4 */
  108. #define CF_ACR_CM_UNMASK (0xFFFFFF9F)
  109. #define CF_ACR_CM_WT (0 << 5)
  110. #define CF_ACR_CM_CB (1 << 5)
  111. #define CF_ACR_CM_P (2 << 5)
  112. #define CF_ACR_CM_IP (3 << 5)
  113. #endif /* CONFIG_CF_V2 */
  114. /* V4 Core */
  115. #if defined(CONFIG_CF_V4) || defined(CONFIG_CF_V4E)
  116. #define CF_ACR_AMM (1 << 10)
  117. #define CF_ACR_SP (1 << 3)
  118. #endif /* CONFIG_CF_V4 */
  119. #ifndef CONFIG_SYS_CACHE_ICACR
  120. #define CONFIG_SYS_CACHE_ICACR 0
  121. #endif
  122. #ifndef CONFIG_SYS_CACHE_DCACR
  123. #ifdef CONFIG_SYS_CACHE_ICACR
  124. #define CONFIG_SYS_CACHE_DCACR CONFIG_SYS_CACHE_ICACR
  125. #else
  126. #define CONFIG_SYS_CACHE_DCACR 0
  127. #endif
  128. #endif
  129. #ifndef CONFIG_SYS_CACHE_ACR0
  130. #define CONFIG_SYS_CACHE_ACR0 0
  131. #endif
  132. #ifndef CONFIG_SYS_CACHE_ACR1
  133. #define CONFIG_SYS_CACHE_ACR1 0
  134. #endif
  135. #ifndef CONFIG_SYS_CACHE_ACR2
  136. #define CONFIG_SYS_CACHE_ACR2 0
  137. #endif
  138. #ifndef CONFIG_SYS_CACHE_ACR3
  139. #define CONFIG_SYS_CACHE_ACR3 0
  140. #endif
  141. #ifndef CONFIG_SYS_CACHE_ACR4
  142. #define CONFIG_SYS_CACHE_ACR4 0
  143. #endif
  144. #ifndef CONFIG_SYS_CACHE_ACR5
  145. #define CONFIG_SYS_CACHE_ACR5 0
  146. #endif
  147. #ifndef CONFIG_SYS_CACHE_ACR6
  148. #define CONFIG_SYS_CACHE_ACR6 0
  149. #endif
  150. #ifndef CONFIG_SYS_CACHE_ACR7
  151. #define CONFIG_SYS_CACHE_ACR7 0
  152. #endif
  153. #define CF_ADDRMASK(x) (((x > 0x10) ? ((x >> 4) - 1) : (x)) << 16)
  154. #ifndef __ASSEMBLY__ /* put C only stuff in this section */
  155. void icache_invalid(void);
  156. void dcache_invalid(void);
  157. #endif
  158. /*
  159. * m68k uses 16 byte L1 data cache line sizes. Use this for DMA buffer
  160. * alignment unless the board configuration has specified a new value.
  161. */
  162. #ifdef CONFIG_SYS_CACHELINE_SIZE
  163. #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
  164. #else
  165. #define ARCH_DMA_MINALIGN 16
  166. #endif
  167. #endif /* __CACHE_H */