fpga.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2000, 2001
  4. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  5. */
  6. /*
  7. * FPGA support
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <fpga.h>
  12. #include <fs.h>
  13. #include <malloc.h>
  14. static long do_fpga_get_device(char *arg)
  15. {
  16. long dev = FPGA_INVALID_DEVICE;
  17. char *devstr = env_get("fpga");
  18. if (devstr)
  19. /* Should be strtol to handle -1 cases */
  20. dev = simple_strtol(devstr, NULL, 16);
  21. if (dev == FPGA_INVALID_DEVICE && arg)
  22. dev = simple_strtol(arg, NULL, 16);
  23. debug("%s: device = %ld\n", __func__, dev);
  24. return dev;
  25. }
  26. static int do_fpga_check_params(long *dev, long *fpga_data, size_t *data_size,
  27. cmd_tbl_t *cmdtp, int argc, char *const argv[])
  28. {
  29. size_t local_data_size;
  30. long local_fpga_data;
  31. debug("%s %d, %d\n", __func__, argc, cmdtp->maxargs);
  32. if (argc != cmdtp->maxargs) {
  33. debug("fpga: incorrect parameters passed\n");
  34. return CMD_RET_USAGE;
  35. }
  36. *dev = do_fpga_get_device(argv[0]);
  37. local_fpga_data = simple_strtol(argv[1], NULL, 16);
  38. if (!local_fpga_data) {
  39. debug("fpga: zero fpga_data address\n");
  40. return CMD_RET_USAGE;
  41. }
  42. *fpga_data = local_fpga_data;
  43. local_data_size = simple_strtoul(argv[2], NULL, 16);
  44. if (!local_data_size) {
  45. debug("fpga: zero size\n");
  46. return CMD_RET_USAGE;
  47. }
  48. *data_size = local_data_size;
  49. return 0;
  50. }
  51. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  52. int do_fpga_loads(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
  53. {
  54. size_t data_size = 0;
  55. long fpga_data, dev;
  56. int ret;
  57. struct fpga_secure_info fpga_sec_info;
  58. memset(&fpga_sec_info, 0, sizeof(fpga_sec_info));
  59. if (argc < 5) {
  60. debug("fpga: incorrect parameters passed\n");
  61. return CMD_RET_USAGE;
  62. }
  63. if (argc == 6)
  64. fpga_sec_info.userkey_addr = (u8 *)(uintptr_t)
  65. simple_strtoull(argv[5],
  66. NULL, 16);
  67. else
  68. /*
  69. * If 6th parameter is not passed then do_fpga_check_params
  70. * will get 5 instead of expected 6 which means that function
  71. * return CMD_RET_USAGE. Increase number of params +1 to pass
  72. * this.
  73. */
  74. argc++;
  75. fpga_sec_info.encflag = (u8)simple_strtoul(argv[4], NULL, 16);
  76. fpga_sec_info.authflag = (u8)simple_strtoul(argv[3], NULL, 16);
  77. if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH &&
  78. fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) {
  79. debug("fpga: Use <fpga load> for NonSecure bitstream\n");
  80. return CMD_RET_USAGE;
  81. }
  82. if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY &&
  83. !fpga_sec_info.userkey_addr) {
  84. debug("fpga: User key not provided\n");
  85. return CMD_RET_USAGE;
  86. }
  87. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  88. cmdtp, argc, argv);
  89. if (ret)
  90. return ret;
  91. return fpga_loads(dev, (void *)fpga_data, data_size, &fpga_sec_info);
  92. }
  93. #endif
  94. #if defined(CONFIG_CMD_FPGA_LOADFS)
  95. static int do_fpga_loadfs(cmd_tbl_t *cmdtp, int flag, int argc,
  96. char *const argv[])
  97. {
  98. size_t data_size = 0;
  99. long fpga_data, dev;
  100. int ret;
  101. fpga_fs_info fpga_fsinfo;
  102. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  103. cmdtp, argc, argv);
  104. if (ret)
  105. return ret;
  106. fpga_fsinfo.fstype = FS_TYPE_ANY;
  107. fpga_fsinfo.blocksize = (unsigned int)simple_strtoul(argv[3], NULL, 16);
  108. fpga_fsinfo.interface = argv[4];
  109. fpga_fsinfo.dev_part = argv[5];
  110. fpga_fsinfo.filename = argv[6];
  111. return fpga_fsload(dev, (void *)fpga_data, data_size, &fpga_fsinfo);
  112. }
  113. #endif
  114. static int do_fpga_info(cmd_tbl_t *cmdtp, int flag, int argc,
  115. char * const argv[])
  116. {
  117. long dev = do_fpga_get_device(argv[0]);
  118. return fpga_info(dev);
  119. }
  120. static int do_fpga_dump(cmd_tbl_t *cmdtp, int flag, int argc,
  121. char * const argv[])
  122. {
  123. size_t data_size = 0;
  124. long fpga_data, dev;
  125. int ret;
  126. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  127. cmdtp, argc, argv);
  128. if (ret)
  129. return ret;
  130. return fpga_dump(dev, (void *)fpga_data, data_size);
  131. }
  132. static int do_fpga_load(cmd_tbl_t *cmdtp, int flag, int argc,
  133. char * const argv[])
  134. {
  135. size_t data_size = 0;
  136. long fpga_data, dev;
  137. int ret;
  138. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  139. cmdtp, argc, argv);
  140. if (ret)
  141. return ret;
  142. return fpga_load(dev, (void *)fpga_data, data_size, BIT_FULL);
  143. }
  144. static int do_fpga_loadb(cmd_tbl_t *cmdtp, int flag, int argc,
  145. char * const argv[])
  146. {
  147. size_t data_size = 0;
  148. long fpga_data, dev;
  149. int ret;
  150. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  151. cmdtp, argc, argv);
  152. if (ret)
  153. return ret;
  154. return fpga_loadbitstream(dev, (void *)fpga_data, data_size, BIT_FULL);
  155. }
  156. #if defined(CONFIG_CMD_FPGA_LOADP)
  157. static int do_fpga_loadp(cmd_tbl_t *cmdtp, int flag, int argc,
  158. char * const argv[])
  159. {
  160. size_t data_size = 0;
  161. long fpga_data, dev;
  162. int ret;
  163. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  164. cmdtp, argc, argv);
  165. if (ret)
  166. return ret;
  167. return fpga_load(dev, (void *)fpga_data, data_size, BIT_PARTIAL);
  168. }
  169. #endif
  170. #if defined(CONFIG_CMD_FPGA_LOADBP)
  171. static int do_fpga_loadbp(cmd_tbl_t *cmdtp, int flag, int argc,
  172. char * const argv[])
  173. {
  174. size_t data_size = 0;
  175. long fpga_data, dev;
  176. int ret;
  177. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  178. cmdtp, argc, argv);
  179. if (ret)
  180. return ret;
  181. return fpga_loadbitstream(dev, (void *)fpga_data, data_size,
  182. BIT_PARTIAL);
  183. }
  184. #endif
  185. #if defined(CONFIG_CMD_FPGA_LOADMK)
  186. static int do_fpga_loadmk(cmd_tbl_t *cmdtp, int flag, int argc,
  187. char * const argv[])
  188. {
  189. size_t data_size = 0;
  190. void *fpga_data = NULL;
  191. #if defined(CONFIG_FIT)
  192. const char *fit_uname = NULL;
  193. ulong fit_addr;
  194. #endif
  195. ulong dev = do_fpga_get_device(argv[0]);
  196. char *datastr = env_get("fpgadata");
  197. debug("fpga: argc %x, dev %lx, datastr %s\n", argc, dev, datastr);
  198. if (dev == FPGA_INVALID_DEVICE) {
  199. debug("fpga: Invalid fpga device\n");
  200. return CMD_RET_USAGE;
  201. }
  202. if (argc == 0 && !datastr) {
  203. debug("fpga: No datastr passed\n");
  204. return CMD_RET_USAGE;
  205. }
  206. if (argc == 2) {
  207. datastr = argv[1];
  208. debug("fpga: Full command with two args\n");
  209. } else if (argc == 1 && !datastr) {
  210. debug("fpga: Dev is setup - fpgadata passed\n");
  211. datastr = argv[0];
  212. }
  213. #if defined(CONFIG_FIT)
  214. if (fit_parse_subimage(datastr, (ulong)fpga_data,
  215. &fit_addr, &fit_uname)) {
  216. fpga_data = (void *)fit_addr;
  217. debug("* fpga: subimage '%s' from FIT image ",
  218. fit_uname);
  219. debug("at 0x%08lx\n", fit_addr);
  220. } else
  221. #endif
  222. {
  223. fpga_data = (void *)simple_strtoul(datastr, NULL, 16);
  224. debug("* fpga: cmdline image address = 0x%08lx\n",
  225. (ulong)fpga_data);
  226. }
  227. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  228. if (!fpga_data) {
  229. puts("Zero fpga_data address\n");
  230. return CMD_RET_USAGE;
  231. }
  232. switch (genimg_get_format(fpga_data)) {
  233. #if defined(CONFIG_IMAGE_FORMAT_LEGACY)
  234. case IMAGE_FORMAT_LEGACY:
  235. {
  236. image_header_t *hdr = (image_header_t *)fpga_data;
  237. ulong data;
  238. u8 comp;
  239. comp = image_get_comp(hdr);
  240. if (comp == IH_COMP_GZIP) {
  241. #if defined(CONFIG_GZIP)
  242. ulong image_buf = image_get_data(hdr);
  243. ulong image_size = ~0UL;
  244. data = image_get_load(hdr);
  245. if (gunzip((void *)data, ~0UL, (void *)image_buf,
  246. &image_size) != 0) {
  247. puts("GUNZIP: error\n");
  248. return CMD_RET_FAILURE;
  249. }
  250. data_size = image_size;
  251. #else
  252. puts("Gunzip image is not supported\n");
  253. return 1;
  254. #endif
  255. } else {
  256. data = (ulong)image_get_data(hdr);
  257. data_size = image_get_data_size(hdr);
  258. }
  259. return fpga_load(dev, (void *)data, data_size,
  260. BIT_FULL);
  261. }
  262. #endif
  263. #if defined(CONFIG_FIT)
  264. case IMAGE_FORMAT_FIT:
  265. {
  266. const void *fit_hdr = (const void *)fpga_data;
  267. int noffset;
  268. const void *fit_data;
  269. if (!fit_uname) {
  270. puts("No FIT subimage unit name\n");
  271. return CMD_RET_FAILURE;
  272. }
  273. if (!fit_check_format(fit_hdr)) {
  274. puts("Bad FIT image format\n");
  275. return CMD_RET_FAILURE;
  276. }
  277. /* get fpga component image node offset */
  278. noffset = fit_image_get_node(fit_hdr, fit_uname);
  279. if (noffset < 0) {
  280. printf("Can't find '%s' FIT subimage\n", fit_uname);
  281. return CMD_RET_FAILURE;
  282. }
  283. /* verify integrity */
  284. if (!fit_image_verify(fit_hdr, noffset)) {
  285. puts("Bad Data Hash\n");
  286. return CMD_RET_FAILURE;
  287. }
  288. /* get fpga subimage data address and length */
  289. if (fit_image_get_data(fit_hdr, noffset, &fit_data,
  290. &data_size)) {
  291. puts("Fpga subimage data not found\n");
  292. return CMD_RET_FAILURE;
  293. }
  294. return fpga_load(dev, fit_data, data_size, BIT_FULL);
  295. }
  296. #endif
  297. default:
  298. puts("** Unknown image type\n");
  299. return CMD_RET_FAILURE;
  300. }
  301. }
  302. #endif
  303. static cmd_tbl_t fpga_commands[] = {
  304. U_BOOT_CMD_MKENT(info, 1, 1, do_fpga_info, "", ""),
  305. U_BOOT_CMD_MKENT(dump, 3, 1, do_fpga_dump, "", ""),
  306. U_BOOT_CMD_MKENT(load, 3, 1, do_fpga_load, "", ""),
  307. U_BOOT_CMD_MKENT(loadb, 3, 1, do_fpga_loadb, "", ""),
  308. #if defined(CONFIG_CMD_FPGA_LOADP)
  309. U_BOOT_CMD_MKENT(loadp, 3, 1, do_fpga_loadp, "", ""),
  310. #endif
  311. #if defined(CONFIG_CMD_FPGA_LOADBP)
  312. U_BOOT_CMD_MKENT(loadbp, 3, 1, do_fpga_loadbp, "", ""),
  313. #endif
  314. #if defined(CONFIG_CMD_FPGA_LOADFS)
  315. U_BOOT_CMD_MKENT(loadfs, 7, 1, do_fpga_loadfs, "", ""),
  316. #endif
  317. #if defined(CONFIG_CMD_FPGA_LOADMK)
  318. U_BOOT_CMD_MKENT(loadmk, 2, 1, do_fpga_loadmk, "", ""),
  319. #endif
  320. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  321. U_BOOT_CMD_MKENT(loads, 6, 1, do_fpga_loads, "", ""),
  322. #endif
  323. };
  324. static int do_fpga_wrapper(cmd_tbl_t *cmdtp, int flag, int argc,
  325. char *const argv[])
  326. {
  327. cmd_tbl_t *fpga_cmd;
  328. int ret;
  329. if (argc < 2)
  330. return CMD_RET_USAGE;
  331. fpga_cmd = find_cmd_tbl(argv[1], fpga_commands,
  332. ARRAY_SIZE(fpga_commands));
  333. if (!fpga_cmd) {
  334. debug("fpga: non existing command\n");
  335. return CMD_RET_USAGE;
  336. }
  337. argc -= 2;
  338. argv += 2;
  339. if (argc > fpga_cmd->maxargs) {
  340. debug("fpga: more parameters passed\n");
  341. return CMD_RET_USAGE;
  342. }
  343. ret = fpga_cmd->cmd(fpga_cmd, flag, argc, argv);
  344. return cmd_process_error(fpga_cmd, ret);
  345. }
  346. #if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  347. U_BOOT_CMD(fpga, 9, 1, do_fpga_wrapper,
  348. #else
  349. U_BOOT_CMD(fpga, 6, 1, do_fpga_wrapper,
  350. #endif
  351. "loadable FPGA image support",
  352. "[operation type] [device number] [image address] [image size]\n"
  353. "fpga operations:\n"
  354. " dump\t[dev] [address] [size]\tLoad device to memory buffer\n"
  355. " info\t[dev]\t\t\tlist known device information\n"
  356. " load\t[dev] [address] [size]\tLoad device from memory buffer\n"
  357. #if defined(CONFIG_CMD_FPGA_LOADP)
  358. " loadp\t[dev] [address] [size]\t"
  359. "Load device from memory buffer with partial bitstream\n"
  360. #endif
  361. " loadb\t[dev] [address] [size]\t"
  362. "Load device from bitstream buffer (Xilinx only)\n"
  363. #if defined(CONFIG_CMD_FPGA_LOADBP)
  364. " loadbp\t[dev] [address] [size]\t"
  365. "Load device from bitstream buffer with partial bitstream"
  366. "(Xilinx only)\n"
  367. #endif
  368. #if defined(CONFIG_CMD_FPGA_LOADFS)
  369. "Load device from filesystem (FAT by default) (Xilinx only)\n"
  370. " loadfs [dev] [address] [image size] [blocksize] <interface>\n"
  371. " [<dev[:part]>] <filename>\n"
  372. #endif
  373. #if defined(CONFIG_CMD_FPGA_LOADMK)
  374. " loadmk [dev] [address]\tLoad device generated with mkimage"
  375. #if defined(CONFIG_FIT)
  376. "\n"
  377. "\tFor loadmk operating on FIT format uImage address must include\n"
  378. "\tsubimage unit name in the form of addr:<subimg_uname>"
  379. #endif
  380. #endif
  381. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  382. "Load encrypted bitstream (Xilinx only)\n"
  383. " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2]\n"
  384. " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address]\n"
  385. "Loads the secure bistreams(authenticated/encrypted/both\n"
  386. "authenticated and encrypted) of [size] from [address].\n"
  387. "The auth-OCM/DDR flag specifies to perform authentication\n"
  388. "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication.\n"
  389. "The enc flag specifies which key to be used for decryption\n"
  390. "0-device key, 1-user key, 2-no encryption.\n"
  391. "The optional Userkey address specifies from which address key\n"
  392. "has to be used for decryption if user key is selected.\n"
  393. "NOTE: the sceure bitstream has to be created using xilinx\n"
  394. "bootgen tool only.\n"
  395. #endif
  396. );