cpu_asm.h 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208
  1. /*
  2. * (C) Copyright 2002
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _CPU_ASM_H
  8. #define _CPU_ASM_H
  9. #define BIT_C 0x00000001
  10. #define OP_BLR 0x4e800020
  11. #define OP_EXTSB 0x7c000774
  12. #define OP_EXTSH 0x7c000734
  13. #define OP_NEG 0x7c0000d0
  14. #define OP_CNTLZW 0x7c000034
  15. #define OP_ADD 0x7c000214
  16. #define OP_ADDC 0x7c000014
  17. #define OP_ADDME 0x7c0001d4
  18. #define OP_ADDZE 0x7c000194
  19. #define OP_ADDE 0x7c000114
  20. #define OP_ADDI 0x38000000
  21. #define OP_SUBF 0x7c000050
  22. #define OP_SUBFC 0x7c000010
  23. #define OP_SUBFE 0x7c000110
  24. #define OP_SUBFME 0x7c0001d0
  25. #define OP_SUBFZE 0x7c000190
  26. #define OP_MFCR 0x7c000026
  27. #define OP_MTCR 0x7c0ff120
  28. #define OP_MFXER 0x7c0102a6
  29. #define OP_MTXER 0x7c0103a6
  30. #define OP_MCRXR 0x7c000400
  31. #define OP_MCRF 0x4c000000
  32. #define OP_CRAND 0x4c000202
  33. #define OP_CRANDC 0x4c000102
  34. #define OP_CROR 0x4c000382
  35. #define OP_CRORC 0x4c000342
  36. #define OP_CRXOR 0x4c000182
  37. #define OP_CRNAND 0x4c0001c2
  38. #define OP_CRNOR 0x4c000042
  39. #define OP_CREQV 0x4c000242
  40. #define OP_CMPW 0x7c000000
  41. #define OP_CMPLW 0x7c000040
  42. #define OP_CMPWI 0x2c000000
  43. #define OP_CMPLWI 0x28000000
  44. #define OP_MULLW 0x7c0001d6
  45. #define OP_MULHW 0x7c000096
  46. #define OP_MULHWU 0x7c000016
  47. #define OP_DIVW 0x7c0003d6
  48. #define OP_DIVWU 0x7c000396
  49. #define OP_OR 0x7c000378
  50. #define OP_ORC 0x7c000338
  51. #define OP_XOR 0x7c000278
  52. #define OP_NAND 0x7c0003b8
  53. #define OP_NOR 0x7c0000f8
  54. #define OP_EQV 0x7c000238
  55. #define OP_SLW 0x7c000030
  56. #define OP_SRW 0x7c000430
  57. #define OP_SRAW 0x7c000630
  58. #define OP_ORI 0x60000000
  59. #define OP_ORIS 0x64000000
  60. #define OP_XORI 0x68000000
  61. #define OP_XORIS 0x6c000000
  62. #define OP_ANDI_ 0x70000000
  63. #define OP_ANDIS_ 0x74000000
  64. #define OP_SRAWI 0x7c000670
  65. #define OP_RLWINM 0x54000000
  66. #define OP_RLWNM 0x5c000000
  67. #define OP_RLWIMI 0x50000000
  68. #define OP_LWZ 0x80000000
  69. #define OP_LHZ 0xa0000000
  70. #define OP_LHA 0xa8000000
  71. #define OP_LBZ 0x88000000
  72. #define OP_LWZU 0x84000000
  73. #define OP_LHZU 0xa4000000
  74. #define OP_LHAU 0xac000000
  75. #define OP_LBZU 0x8c000000
  76. #define OP_LWZX 0x7c00002e
  77. #define OP_LHZX 0x7c00022e
  78. #define OP_LHAX 0x7c0002ae
  79. #define OP_LBZX 0x7c0000ae
  80. #define OP_LWZUX 0x7c00006e
  81. #define OP_LHZUX 0x7c00026e
  82. #define OP_LHAUX 0x7c0002ee
  83. #define OP_LBZUX 0x7c0000ee
  84. #define OP_STW 0x90000000
  85. #define OP_STH 0xb0000000
  86. #define OP_STB 0x98000000
  87. #define OP_STWU 0x94000000
  88. #define OP_STHU 0xb4000000
  89. #define OP_STBU 0x9c000000
  90. #define OP_STWX 0x7c00012e
  91. #define OP_STHX 0x7c00032e
  92. #define OP_STBX 0x7c0001ae
  93. #define OP_STWUX 0x7c00016e
  94. #define OP_STHUX 0x7c00036e
  95. #define OP_STBUX 0x7c0001ee
  96. #define OP_B 0x48000000
  97. #define OP_BL 0x48000001
  98. #define OP_BC 0x40000000
  99. #define OP_BCL 0x40000001
  100. #define OP_MTLR 0x7c0803a6
  101. #define OP_MFLR 0x7c0802a6
  102. #define OP_MTCTR 0x7c0903a6
  103. #define OP_MFCTR 0x7c0902a6
  104. #define OP_LMW 0xb8000000
  105. #define OP_STMW 0xbc000000
  106. #define OP_LSWI 0x7c0004aa
  107. #define OP_LSWX 0x7c00042a
  108. #define OP_STSWI 0x7c0005aa
  109. #define OP_STSWX 0x7c00052a
  110. #define ASM_0(opcode) (opcode)
  111. #define ASM_1(opcode, rd) ((opcode) + \
  112. ((rd) << 21))
  113. #define ASM_1C(opcode, cr) ((opcode) + \
  114. ((cr) << 23))
  115. #define ASM_11(opcode, rd, rs) ((opcode) + \
  116. ((rd) << 21) + \
  117. ((rs) << 16))
  118. #define ASM_11C(opcode, cd, cs) ((opcode) + \
  119. ((cd) << 23) + \
  120. ((cs) << 18))
  121. #define ASM_11X(opcode, rd, rs) ((opcode) + \
  122. ((rs) << 21) + \
  123. ((rd) << 16))
  124. #define ASM_11I(opcode, rd, rs, simm) ((opcode) + \
  125. ((rd) << 21) + \
  126. ((rs) << 16) + \
  127. ((simm) & 0xffff))
  128. #define ASM_11IF(opcode, rd, rs, simm) ((opcode) + \
  129. ((rd) << 21) + \
  130. ((rs) << 16) + \
  131. ((simm) << 11))
  132. #define ASM_11S(opcode, rd, rs, sh) ((opcode) + \
  133. ((rs) << 21) + \
  134. ((rd) << 16) + \
  135. ((sh) << 11))
  136. #define ASM_11IX(opcode, rd, rs, imm) ((opcode) + \
  137. ((rs) << 21) + \
  138. ((rd) << 16) + \
  139. ((imm) & 0xffff))
  140. #define ASM_12(opcode, rd, rs1, rs2) ((opcode) + \
  141. ((rd) << 21) + \
  142. ((rs1) << 16) + \
  143. ((rs2) << 11))
  144. #define ASM_12F(opcode, fd, fs1, fs2) ((opcode) + \
  145. ((fd) << 21) + \
  146. ((fs1) << 16) + \
  147. ((fs2) << 11))
  148. #define ASM_12X(opcode, rd, rs1, rs2) ((opcode) + \
  149. ((rs1) << 21) + \
  150. ((rd) << 16) + \
  151. ((rs2) << 11))
  152. #define ASM_2C(opcode, cr, rs1, rs2) ((opcode) + \
  153. ((cr) << 23) + \
  154. ((rs1) << 16) + \
  155. ((rs2) << 11))
  156. #define ASM_1IC(opcode, cr, rs, imm) ((opcode) + \
  157. ((cr) << 23) + \
  158. ((rs) << 16) + \
  159. ((imm) & 0xffff))
  160. #define ASM_122(opcode, rd, rs1, rs2, imm1, imm2) \
  161. ((opcode) + \
  162. ((rs1) << 21) + \
  163. ((rd) << 16) + \
  164. ((rs2) << 11) + \
  165. ((imm1) << 6) + \
  166. ((imm2) << 1))
  167. #define ASM_113(opcode, rd, rs, imm1, imm2, imm3) \
  168. ((opcode) + \
  169. ((rs) << 21) + \
  170. ((rd) << 16) + \
  171. ((imm1) << 11) + \
  172. ((imm2) << 6) + \
  173. ((imm3) << 1))
  174. #define ASM_1O(opcode, off) ((opcode) + (off))
  175. #define ASM_3O(opcode, bo, bi, off) ((opcode) + \
  176. ((bo) << 21) + \
  177. ((bi) << 16) + \
  178. (off))
  179. #define ASM_ADDI(rd, rs, simm) ASM_11I(OP_ADDI, rd, rs, simm)
  180. #define ASM_BLR ASM_0(OP_BLR)
  181. #define ASM_STW(rd, rs, simm) ASM_11I(OP_STW, rd, rs, simm)
  182. #define ASM_LWZ(rd, rs, simm) ASM_11I(OP_LWZ, rd, rs, simm)
  183. #define ASM_MFCR(rd) ASM_1(OP_MFCR, rd)
  184. #define ASM_MTCR(rd) ASM_1(OP_MTCR, rd)
  185. #define ASM_MFXER(rd) ASM_1(OP_MFXER, rd)
  186. #define ASM_MTXER(rd) ASM_1(OP_MTXER, rd)
  187. #define ASM_MFCTR(rd) ASM_1(OP_MFCTR, rd)
  188. #define ASM_MTCTR(rd) ASM_1(OP_MTCTR, rd)
  189. #define ASM_MCRXR(cr) ASM_1C(OP_MCRXR, cr)
  190. #define ASM_MCRF(cd, cs) ASM_11C(OP_MCRF, cd, cs)
  191. #define ASM_B(off) ASM_1O(OP_B, off)
  192. #define ASM_BL(off) ASM_1O(OP_BL, off)
  193. #define ASM_MFLR(rd) ASM_1(OP_MFLR, rd)
  194. #define ASM_MTLR(rd) ASM_1(OP_MTLR, rd)
  195. #define ASM_LI(rd, imm) ASM_ADDI(rd, 0, imm)
  196. #define ASM_LMW(rd, rs, simm) ASM_11I(OP_LMW, rd, rs, simm)
  197. #define ASM_STMW(rd, rs, simm) ASM_11I(OP_STMW, rd, rs, simm)
  198. #define ASM_LSWI(rd, rs, simm) ASM_11IF(OP_LSWI, rd, rs, simm)
  199. #define ASM_LSWX(rd, rs1, rs2) ASM_12(OP_LSWX, rd, rs1, rs2)
  200. #define ASM_STSWI(rd, rs, simm) ASM_11IF(OP_STSWI, rd, rs, simm)
  201. #define ASM_STSWX(rd, rs1, rs2) ASM_12(OP_STSWX, rd, rs1, rs2)
  202. #endif /* _CPU_ASM_H */