imx8mq_evk.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #ifndef __IMX8M_EVK_H
  6. #define __IMX8M_EVK_H
  7. #include <linux/sizes.h>
  8. #include <linux/stringify.h>
  9. #include <asm/arch/imx-regs.h>
  10. #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
  11. #define CONFIG_SPL_MAX_SIZE (124 * 1024)
  12. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  13. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
  14. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300
  15. #ifdef CONFIG_SPL_BUILD
  16. /*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
  17. #define CONFIG_SPL_WATCHDOG_SUPPORT
  18. #define CONFIG_SPL_DRIVERS_MISC_SUPPORT
  19. #define CONFIG_SPL_POWER
  20. #define CONFIG_SPL_I2C_SUPPORT
  21. #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds"
  22. #define CONFIG_SPL_STACK 0x187FF0
  23. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  24. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  25. #define CONFIG_SPL_GPIO_SUPPORT
  26. #define CONFIG_SPL_MMC_SUPPORT
  27. #define CONFIG_SPL_BSS_START_ADDR 0x00180000
  28. #define CONFIG_SPL_BSS_MAX_SIZE 0x2000 /* 8 KB */
  29. #define CONFIG_SYS_SPL_MALLOC_START 0x42200000
  30. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 /* 512 KB */
  31. #define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
  32. /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
  33. #define CONFIG_MALLOC_F_ADDR 0x182000
  34. /* For RAW image gives a error info not panic */
  35. #define CONFIG_SPL_ABORT_ON_RAW_IMAGE
  36. #undef CONFIG_DM_MMC
  37. #undef CONFIG_DM_PMIC
  38. #undef CONFIG_DM_PMIC_PFUZE100
  39. #define CONFIG_SYS_I2C
  40. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  41. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  42. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  43. #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  44. #define CONFIG_POWER
  45. #define CONFIG_POWER_I2C
  46. #define CONFIG_POWER_PFUZE100
  47. #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
  48. #endif
  49. #define CONFIG_REMAKE_ELF
  50. /* ENET Config */
  51. /* ENET1 */
  52. #if defined(CONFIG_CMD_NET)
  53. #define CONFIG_MII
  54. #define CONFIG_ETHPRIME "FEC"
  55. #define CONFIG_FEC_MXC
  56. #define CONFIG_FEC_XCV_TYPE RGMII
  57. #define CONFIG_FEC_MXC_PHYADDR 0
  58. #define FEC_QUIRK_ENET_MAC
  59. #define CONFIG_PHY_GIGE
  60. #define IMX_FEC_BASE 0x30BE0000
  61. #endif
  62. #ifndef CONFIG_SPL_BUILD
  63. #define BOOT_TARGET_DEVICES(func) \
  64. func(MMC, mmc, 0) \
  65. func(MMC, mmc, 1) \
  66. func(DHCP, dhcp, na)
  67. #include <config_distro_bootcmd.h>
  68. #endif
  69. /* Initial environment variables */
  70. #define CONFIG_EXTRA_ENV_SETTINGS \
  71. BOOTENV \
  72. "scriptaddr=0x43500000\0" \
  73. "kernel_addr_r=0x40880000\0" \
  74. "image=Image\0" \
  75. "console=ttymxc0,115200\0" \
  76. "fdt_addr=0x43000000\0" \
  77. "boot_fdt=try\0" \
  78. "fdt_file=imx8mq-evk.dtb\0" \
  79. "initrd_addr=0x43800000\0" \
  80. "bootm_size=0x10000000\0" \
  81. "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
  82. "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
  83. /* Link Definitions */
  84. #define CONFIG_LOADADDR 0x40480000
  85. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  86. #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
  87. #define CONFIG_SYS_INIT_RAM_SIZE 0x80000
  88. #define CONFIG_SYS_INIT_SP_OFFSET \
  89. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  90. #define CONFIG_SYS_INIT_SP_ADDR \
  91. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  92. #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
  93. /* Size of malloc() pool */
  94. #define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (2 * 1024)) * 1024)
  95. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  96. #define PHYS_SDRAM 0x40000000
  97. #define PHYS_SDRAM_SIZE 0xC0000000 /* 3GB DDR */
  98. #define CONFIG_MXC_UART_BASE UART1_BASE_ADDR
  99. /* Monitor Command Prompt */
  100. #undef CONFIG_SYS_PROMPT
  101. #define CONFIG_SYS_PROMPT "u-boot=> "
  102. #define CONFIG_SYS_CBSIZE 1024
  103. #define CONFIG_SYS_MAXARGS 64
  104. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  105. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  106. sizeof(CONFIG_SYS_PROMPT) + 16)
  107. #define CONFIG_IMX_BOOTAUX
  108. #define CONFIG_SYS_FSL_USDHC_NUM 2
  109. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  110. #define CONFIG_SYS_MMC_IMG_LOAD_PART 1
  111. #define CONFIG_MXC_GPIO
  112. /* I2C Configs */
  113. #define CONFIG_SYS_I2C_SPEED 100000
  114. #define CONFIG_OF_SYSTEM_SETUP
  115. #ifndef CONFIG_SPL_BUILD
  116. #define CONFIG_DM_PMIC
  117. #endif
  118. #endif