123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * Copyright 2019 Google LLC
- */
- #include <common.h>
- #include <binman_sym.h>
- #include <bootstage.h>
- #include <dm.h>
- #include <image.h>
- #include <log.h>
- #include <malloc.h>
- #include <spi.h>
- #include <spl.h>
- #include <spi_flash.h>
- #include <asm/fast_spi.h>
- #include <asm/spl.h>
- #include <asm/arch/cpu.h>
- #include <asm/arch/iomap.h>
- #include <dm/device-internal.h>
- #include <dm/uclass-internal.h>
- /* This reads the next phase from mapped SPI flash */
- static int rom_load_image(struct spl_image_info *spl_image,
- struct spl_boot_device *bootdev)
- {
- ulong spl_pos = spl_get_image_pos();
- ulong spl_size = spl_get_image_size();
- struct udevice *dev;
- ulong map_base;
- size_t map_size;
- uint offset;
- int ret;
- spl_image->size = CONFIG_SYS_MONITOR_LEN; /* We don't know SPL size */
- spl_image->entry_point = spl_phase() == PHASE_TPL ?
- CONFIG_SPL_TEXT_BASE : CONFIG_SYS_TEXT_BASE;
- spl_image->load_addr = spl_image->entry_point;
- spl_image->os = IH_OS_U_BOOT;
- spl_image->name = "U-Boot";
- debug("Reading from mapped SPI %lx, size %lx", spl_pos, spl_size);
- if (CONFIG_IS_ENABLED(SPI_FLASH_SUPPORT)) {
- ret = uclass_find_first_device(UCLASS_SPI_FLASH, &dev);
- if (ret)
- return log_msg_ret("spi_flash", ret);
- if (!dev)
- return log_msg_ret("spi_flash dev", -ENODEV);
- ret = dm_spi_get_mmap(dev, &map_base, &map_size, &offset);
- if (ret)
- return log_msg_ret("mmap", ret);
- } else {
- ret = fast_spi_get_bios_mmap(PCH_DEV_SPI, &map_base, &map_size,
- &offset);
- if (ret)
- return ret;
- }
- spl_pos += map_base & ~0xff000000;
- debug(", base %lx, pos %lx\n", map_base, spl_pos);
- bootstage_start(BOOTSTAGE_ID_ACCUM_MMAP_SPI, "mmap_spi");
- memcpy((void *)spl_image->load_addr, (void *)spl_pos, spl_size);
- cpu_flush_l1d_to_l2();
- bootstage_accum(BOOTSTAGE_ID_ACCUM_MMAP_SPI);
- return 0;
- }
- SPL_LOAD_IMAGE_METHOD("Mapped SPI", 2, BOOT_DEVICE_SPI_MMAP, rom_load_image);
- #if CONFIG_IS_ENABLED(SPI_FLASH_SUPPORT)
- static int apl_flash_std_read(struct udevice *dev, u32 offset, size_t len,
- void *buf)
- {
- struct spi_flash *flash = dev_get_uclass_priv(dev);
- struct mtd_info *mtd = &flash->mtd;
- size_t retlen;
- return log_ret(mtd->_read(mtd, offset, len, &retlen, buf));
- }
- static int apl_flash_probe(struct udevice *dev)
- {
- return spi_flash_std_probe(dev);
- }
- /*
- * Manually set the parent of the SPI flash to SPI, since dtoc doesn't. We also
- * need to allocate the parent_plat since by the time this function is
- * called device_bind() has already gone past that step.
- */
- static int apl_flash_bind(struct udevice *dev)
- {
- if (CONFIG_IS_ENABLED(OF_PLATDATA) &&
- !CONFIG_IS_ENABLED(OF_PLATDATA_PARENT)) {
- struct dm_spi_slave_plat *plat;
- struct udevice *spi;
- int ret;
- ret = uclass_first_device_err(UCLASS_SPI, &spi);
- if (ret)
- return ret;
- dev->parent = spi;
- plat = calloc(sizeof(*plat), 1);
- if (!plat)
- return -ENOMEM;
- dev->parent_plat = plat;
- }
- return 0;
- }
- static const struct dm_spi_flash_ops apl_flash_ops = {
- .read = apl_flash_std_read,
- };
- static const struct udevice_id apl_flash_ids[] = {
- { .compatible = "jedec,spi-nor" },
- { }
- };
- U_BOOT_DRIVER(winbond_w25q128fw) = {
- .name = "winbond_w25q128fw",
- .id = UCLASS_SPI_FLASH,
- .of_match = apl_flash_ids,
- .bind = apl_flash_bind,
- .probe = apl_flash_probe,
- .priv_auto = sizeof(struct spi_flash),
- .ops = &apl_flash_ops,
- };
- /* This uses a SPI flash device to read the next phase */
- static int spl_fast_spi_load_image(struct spl_image_info *spl_image,
- struct spl_boot_device *bootdev)
- {
- ulong spl_pos = spl_get_image_pos();
- ulong spl_size = spl_get_image_size();
- struct udevice *dev;
- int ret;
- ret = uclass_first_device_err(UCLASS_SPI_FLASH, &dev);
- if (ret)
- return ret;
- spl_image->size = CONFIG_SYS_MONITOR_LEN; /* We don't know SPL size */
- spl_image->entry_point = spl_phase() == PHASE_TPL ?
- CONFIG_SPL_TEXT_BASE : CONFIG_SYS_TEXT_BASE;
- spl_image->load_addr = spl_image->entry_point;
- spl_image->os = IH_OS_U_BOOT;
- spl_image->name = "U-Boot";
- spl_pos &= ~0xff000000;
- debug("Reading from flash %lx, size %lx\n", spl_pos, spl_size);
- ret = spi_flash_read_dm(dev, spl_pos, spl_size,
- (void *)spl_image->load_addr);
- cpu_flush_l1d_to_l2();
- if (ret)
- return ret;
- return 0;
- }
- SPL_LOAD_IMAGE_METHOD("Fast SPI", 1, BOOT_DEVICE_FAST_SPI,
- spl_fast_spi_load_image);
- void board_boot_order(u32 *spl_boot_list)
- {
- bool use_spi_flash = IS_ENABLED(CONFIG_APL_BOOT_FROM_FAST_SPI_FLASH);
- if (use_spi_flash) {
- spl_boot_list[0] = BOOT_DEVICE_FAST_SPI;
- spl_boot_list[1] = BOOT_DEVICE_SPI_MMAP;
- } else {
- spl_boot_list[0] = BOOT_DEVICE_SPI_MMAP;
- spl_boot_list[1] = BOOT_DEVICE_FAST_SPI;
- }
- }
- #else
- void board_boot_order(u32 *spl_boot_list)
- {
- spl_boot_list[0] = BOOT_DEVICE_SPI_MMAP;
- }
- #endif
|