init.S 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107
  1. /*
  2. *
  3. * See file CREDITS for list of people who contributed to this
  4. * project.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. */
  21. #include <ppc_asm.tmpl>
  22. #include <config.h>
  23. /* General */
  24. #define TLB_VALID 0x00000200
  25. /* Supported page sizes */
  26. #define SZ_1K 0x00000000
  27. #define SZ_4K 0x00000010
  28. #define SZ_16K 0x00000020
  29. #define SZ_64K 0x00000030
  30. #define SZ_256K 0x00000040
  31. #define SZ_1M 0x00000050
  32. #define SZ_8M 0x00000060
  33. #define SZ_16M 0x00000070
  34. #define SZ_256M 0x00000090
  35. /* Storage attributes */
  36. #define SA_W 0x00000800 /* Write-through */
  37. #define SA_I 0x00000400 /* Caching inhibited */
  38. #define SA_M 0x00000200 /* Memory coherence */
  39. #define SA_G 0x00000100 /* Guarded */
  40. #define SA_E 0x00000080 /* Endian */
  41. /* Access control */
  42. #define AC_X 0x00000024 /* Execute */
  43. #define AC_W 0x00000012 /* Write */
  44. #define AC_R 0x00000009 /* Read */
  45. /* Some handy macros */
  46. #define EPN(e) ((e) & 0xfffffc00)
  47. #define TLB0(epn,sz) ( (EPN((epn)) | (sz) | TLB_VALID ) )
  48. #define TLB1(rpn,erpn) ( ((rpn)&0xfffffc00) | (erpn) )
  49. #define TLB2(a) ( (a)&0x00000fbf )
  50. #define tlbtab_start\
  51. mflr r1 ;\
  52. bl 0f ;
  53. #define tlbtab_end\
  54. .long 0, 0, 0 ; \
  55. 0: mflr r0 ; \
  56. mtlr r1 ; \
  57. blr ;
  58. #define tlbentry(epn,sz,rpn,erpn,attr)\
  59. .long TLB0(epn,sz),TLB1(rpn,erpn),TLB2(attr)
  60. /**************************************************************************
  61. * TLB TABLE
  62. *
  63. * This table is used by the cpu boot code to setup the initial tlb
  64. * entries. Rather than make broad assumptions in the cpu source tree,
  65. * this table lets each board set things up however they like.
  66. *
  67. * Pointer to the table is returned in r1
  68. *
  69. *************************************************************************/
  70. .section .bootpg,"ax"
  71. .globl tlbtab
  72. tlbtab:
  73. tlbtab_start
  74. /*
  75. 0xf0000000 must be first, before relocation SA_I must be off to use the
  76. dcache as stack. It is patched after relocation to enable SA_I
  77. */
  78. tlbentry( 0xf0000000, SZ_256M, 0xf0000000, 0, AC_R|AC_W|AC_X|SA_G/*|SA_I*/)
  79. tlbentry( CFG_SDRAM_BASE, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
  80. tlbentry( CFG_PCI_BASE, SZ_256M, 0xE0000000, 0, AC_R|AC_W|SA_G|SA_I )
  81. tlbentry( CFG_NVRAM_BASE_ADDR, SZ_16K, 0x80000000, 0, AC_R|AC_W|AC_X|SA_W|SA_I )
  82. /* PCI */
  83. tlbentry( CFG_PCI_MEMBASE, SZ_256M, CFG_PCI_MEMBASE, 0, AC_R|AC_W|SA_G|SA_I )
  84. tlbentry( CFG_PCI_MEMBASE1, SZ_256M, CFG_PCI_MEMBASE1, 0, AC_R|AC_W|SA_G|SA_I )
  85. tlbentry( CFG_PCI_MEMBASE2, SZ_256M, CFG_PCI_MEMBASE2, 0, AC_R|AC_W|SA_G|SA_I )
  86. tlbentry( CFG_PCI_MEMBASE3, SZ_256M, CFG_PCI_MEMBASE3, 0, AC_R|AC_W|SA_G|SA_I )
  87. /* USB 2.0 Device */
  88. tlbentry( CFG_USB_DEVICE, SZ_1K, 0x50000000, 0, AC_R|AC_W|SA_G|SA_I )
  89. tlbtab_end