spmi-msm.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. // SPDX-License-Identifier: BSD-3-Clause
  2. /*
  3. * Qualcomm SPMI bus driver
  4. *
  5. * (C) Copyright 2015 Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
  6. *
  7. * Loosely based on Little Kernel driver
  8. */
  9. #include <common.h>
  10. #include <dm.h>
  11. #include <errno.h>
  12. #include <fdtdec.h>
  13. #include <asm/global_data.h>
  14. #include <asm/io.h>
  15. #include <dm/device_compat.h>
  16. #include <spmi/spmi.h>
  17. DECLARE_GLOBAL_DATA_PTR;
  18. /* PMIC Arbiter configuration registers */
  19. #define PMIC_ARB_VERSION 0x0000
  20. #define PMIC_ARB_VERSION_V2_MIN 0x20010000
  21. #define ARB_CHANNEL_OFFSET(n) (0x4 * (n))
  22. #define SPMI_CH_OFFSET(chnl) ((chnl) * 0x8000)
  23. #define SPMI_REG_CMD0 0x0
  24. #define SPMI_REG_CONFIG 0x4
  25. #define SPMI_REG_STATUS 0x8
  26. #define SPMI_REG_WDATA 0x10
  27. #define SPMI_REG_RDATA 0x18
  28. #define SPMI_CMD_OPCODE_SHIFT 27
  29. #define SPMI_CMD_SLAVE_ID_SHIFT 20
  30. #define SPMI_CMD_ADDR_SHIFT 12
  31. #define SPMI_CMD_ADDR_OFFSET_SHIFT 4
  32. #define SPMI_CMD_BYTE_CNT_SHIFT 0
  33. #define SPMI_CMD_EXT_REG_WRITE_LONG 0x00
  34. #define SPMI_CMD_EXT_REG_READ_LONG 0x01
  35. #define SPMI_STATUS_DONE 0x1
  36. #define SPMI_MAX_CHANNELS 128
  37. #define SPMI_MAX_SLAVES 16
  38. #define SPMI_MAX_PERIPH 256
  39. struct msm_spmi_priv {
  40. phys_addr_t arb_chnl; /* ARB channel mapping base */
  41. phys_addr_t spmi_core; /* SPMI core */
  42. phys_addr_t spmi_obs; /* SPMI observer */
  43. /* SPMI channel map */
  44. uint8_t channel_map[SPMI_MAX_SLAVES][SPMI_MAX_PERIPH];
  45. };
  46. static int msm_spmi_write(struct udevice *dev, int usid, int pid, int off,
  47. uint8_t val)
  48. {
  49. struct msm_spmi_priv *priv = dev_get_priv(dev);
  50. unsigned channel;
  51. uint32_t reg = 0;
  52. if (usid >= SPMI_MAX_SLAVES)
  53. return -EIO;
  54. if (pid >= SPMI_MAX_PERIPH)
  55. return -EIO;
  56. channel = priv->channel_map[usid][pid];
  57. /* Disable IRQ mode for the current channel*/
  58. writel(0x0, priv->spmi_core + SPMI_CH_OFFSET(channel) +
  59. SPMI_REG_CONFIG);
  60. /* Write single byte */
  61. writel(val, priv->spmi_core + SPMI_CH_OFFSET(channel) + SPMI_REG_WDATA);
  62. /* Prepare write command */
  63. reg |= SPMI_CMD_EXT_REG_WRITE_LONG << SPMI_CMD_OPCODE_SHIFT;
  64. reg |= (usid << SPMI_CMD_SLAVE_ID_SHIFT);
  65. reg |= (pid << SPMI_CMD_ADDR_SHIFT);
  66. reg |= (off << SPMI_CMD_ADDR_OFFSET_SHIFT);
  67. reg |= 1; /* byte count */
  68. /* Send write command */
  69. writel(reg, priv->spmi_core + SPMI_CH_OFFSET(channel) + SPMI_REG_CMD0);
  70. /* Wait till CMD DONE status */
  71. reg = 0;
  72. while (!reg) {
  73. reg = readl(priv->spmi_core + SPMI_CH_OFFSET(channel) +
  74. SPMI_REG_STATUS);
  75. }
  76. if (reg ^ SPMI_STATUS_DONE) {
  77. printf("SPMI write failure.\n");
  78. return -EIO;
  79. }
  80. return 0;
  81. }
  82. static int msm_spmi_read(struct udevice *dev, int usid, int pid, int off)
  83. {
  84. struct msm_spmi_priv *priv = dev_get_priv(dev);
  85. unsigned channel;
  86. uint32_t reg = 0;
  87. if (usid >= SPMI_MAX_SLAVES)
  88. return -EIO;
  89. if (pid >= SPMI_MAX_PERIPH)
  90. return -EIO;
  91. channel = priv->channel_map[usid][pid];
  92. /* Disable IRQ mode for the current channel*/
  93. writel(0x0, priv->spmi_obs + SPMI_CH_OFFSET(channel) + SPMI_REG_CONFIG);
  94. /* Prepare read command */
  95. reg |= SPMI_CMD_EXT_REG_READ_LONG << SPMI_CMD_OPCODE_SHIFT;
  96. reg |= (usid << SPMI_CMD_SLAVE_ID_SHIFT);
  97. reg |= (pid << SPMI_CMD_ADDR_SHIFT);
  98. reg |= (off << SPMI_CMD_ADDR_OFFSET_SHIFT);
  99. reg |= 1; /* byte count */
  100. /* Request read */
  101. writel(reg, priv->spmi_obs + SPMI_CH_OFFSET(channel) + SPMI_REG_CMD0);
  102. /* Wait till CMD DONE status */
  103. reg = 0;
  104. while (!reg) {
  105. reg = readl(priv->spmi_obs + SPMI_CH_OFFSET(channel) +
  106. SPMI_REG_STATUS);
  107. }
  108. if (reg ^ SPMI_STATUS_DONE) {
  109. printf("SPMI read failure.\n");
  110. return -EIO;
  111. }
  112. /* Read the data */
  113. return readl(priv->spmi_obs + SPMI_CH_OFFSET(channel) +
  114. SPMI_REG_RDATA) & 0xFF;
  115. }
  116. static struct dm_spmi_ops msm_spmi_ops = {
  117. .read = msm_spmi_read,
  118. .write = msm_spmi_write,
  119. };
  120. static int msm_spmi_probe(struct udevice *dev)
  121. {
  122. struct udevice *parent = dev->parent;
  123. struct msm_spmi_priv *priv = dev_get_priv(dev);
  124. int node = dev_of_offset(dev);
  125. u32 hw_ver;
  126. bool is_v1;
  127. int i;
  128. priv->arb_chnl = dev_read_addr(dev);
  129. priv->spmi_core = fdtdec_get_addr_size_auto_parent(gd->fdt_blob,
  130. dev_of_offset(parent), node, "reg", 1, NULL, false);
  131. priv->spmi_obs = fdtdec_get_addr_size_auto_parent(gd->fdt_blob,
  132. dev_of_offset(parent), node, "reg", 2, NULL, false);
  133. hw_ver = readl(priv->arb_chnl + PMIC_ARB_VERSION - 0x800);
  134. is_v1 = (hw_ver < PMIC_ARB_VERSION_V2_MIN);
  135. dev_dbg(dev, "PMIC Arb Version-%d (0x%x)\n", (is_v1 ? 1 : 2), hw_ver);
  136. if (priv->arb_chnl == FDT_ADDR_T_NONE ||
  137. priv->spmi_core == FDT_ADDR_T_NONE ||
  138. priv->spmi_obs == FDT_ADDR_T_NONE)
  139. return -EINVAL;
  140. /* Scan peripherals connected to each SPMI channel */
  141. for (i = 0; i < SPMI_MAX_PERIPH ; i++) {
  142. uint32_t periph = readl(priv->arb_chnl + ARB_CHANNEL_OFFSET(i));
  143. uint8_t slave_id = (periph & 0xf0000) >> 16;
  144. uint8_t pid = (periph & 0xff00) >> 8;
  145. priv->channel_map[slave_id][pid] = i;
  146. }
  147. return 0;
  148. }
  149. static const struct udevice_id msm_spmi_ids[] = {
  150. { .compatible = "qcom,spmi-pmic-arb" },
  151. { }
  152. };
  153. U_BOOT_DRIVER(msm_spmi) = {
  154. .name = "msm_spmi",
  155. .id = UCLASS_SPMI,
  156. .of_match = msm_spmi_ids,
  157. .ops = &msm_spmi_ops,
  158. .probe = msm_spmi_probe,
  159. .priv_auto = sizeof(struct msm_spmi_priv),
  160. };