tegra186_bpmp.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2016, NVIDIA CORPORATION.
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <log.h>
  8. #include <malloc.h>
  9. #include <time.h>
  10. #include <asm/global_data.h>
  11. #include <dm/lists.h>
  12. #include <dm/root.h>
  13. #include <mailbox.h>
  14. #include <misc.h>
  15. #include <asm/arch-tegra/bpmp_abi.h>
  16. #include <asm/arch-tegra/ivc.h>
  17. #include <linux/bitops.h>
  18. #include <linux/err.h>
  19. #define BPMP_IVC_FRAME_COUNT 1
  20. #define BPMP_IVC_FRAME_SIZE 128
  21. #define BPMP_FLAG_DO_ACK BIT(0)
  22. #define BPMP_FLAG_RING_DOORBELL BIT(1)
  23. DECLARE_GLOBAL_DATA_PTR;
  24. struct tegra186_bpmp {
  25. struct mbox_chan mbox;
  26. struct tegra_ivc ivc;
  27. };
  28. static int tegra186_bpmp_call(struct udevice *dev, int mrq, void *tx_msg,
  29. int tx_size, void *rx_msg, int rx_size)
  30. {
  31. struct tegra186_bpmp *priv = dev_get_priv(dev);
  32. int ret, err;
  33. void *ivc_frame;
  34. struct mrq_request *req;
  35. struct mrq_response *resp;
  36. ulong start_time;
  37. debug("%s(dev=%p, mrq=%u, tx_msg=%p, tx_size=%d, rx_msg=%p, rx_size=%d) (priv=%p)\n",
  38. __func__, dev, mrq, tx_msg, tx_size, rx_msg, rx_size, priv);
  39. if ((tx_size > BPMP_IVC_FRAME_SIZE) || (rx_size > BPMP_IVC_FRAME_SIZE))
  40. return -EINVAL;
  41. ret = tegra_ivc_write_get_next_frame(&priv->ivc, &ivc_frame);
  42. if (ret) {
  43. pr_err("tegra_ivc_write_get_next_frame() failed: %d\n", ret);
  44. return ret;
  45. }
  46. req = ivc_frame;
  47. req->mrq = mrq;
  48. req->flags = BPMP_FLAG_DO_ACK | BPMP_FLAG_RING_DOORBELL;
  49. memcpy(req + 1, tx_msg, tx_size);
  50. ret = tegra_ivc_write_advance(&priv->ivc);
  51. if (ret) {
  52. pr_err("tegra_ivc_write_advance() failed: %d\n", ret);
  53. return ret;
  54. }
  55. start_time = timer_get_us();
  56. for (;;) {
  57. ret = tegra_ivc_channel_notified(&priv->ivc);
  58. if (ret) {
  59. pr_err("tegra_ivc_channel_notified() failed: %d\n", ret);
  60. return ret;
  61. }
  62. ret = tegra_ivc_read_get_next_frame(&priv->ivc, &ivc_frame);
  63. if (!ret)
  64. break;
  65. /* Timeout 20ms; roughly 10x current max observed duration */
  66. if ((timer_get_us() - start_time) > 20 * 1000) {
  67. pr_err("tegra_ivc_read_get_next_frame() timed out (%d)\n",
  68. ret);
  69. return -ETIMEDOUT;
  70. }
  71. }
  72. resp = ivc_frame;
  73. err = resp->err;
  74. if (!err && rx_msg && rx_size)
  75. memcpy(rx_msg, resp + 1, rx_size);
  76. ret = tegra_ivc_read_advance(&priv->ivc);
  77. if (ret) {
  78. pr_err("tegra_ivc_write_advance() failed: %d\n", ret);
  79. return ret;
  80. }
  81. if (err) {
  82. pr_err("BPMP responded with error %d\n", err);
  83. /* err isn't a U-Boot error code, so don't that */
  84. return -EIO;
  85. }
  86. return rx_size;
  87. }
  88. /**
  89. * The BPMP exposes multiple different services. We create a sub-device for
  90. * each separate type of service, since each device must be of the appropriate
  91. * UCLASS.
  92. */
  93. static int tegra186_bpmp_bind(struct udevice *dev)
  94. {
  95. int ret;
  96. struct udevice *child;
  97. debug("%s(dev=%p)\n", __func__, dev);
  98. ret = device_bind_driver_to_node(dev, "tegra186_clk", "tegra186_clk",
  99. dev_ofnode(dev), &child);
  100. if (ret)
  101. return ret;
  102. ret = device_bind_driver_to_node(dev, "tegra186_reset",
  103. "tegra186_reset", dev_ofnode(dev),
  104. &child);
  105. if (ret)
  106. return ret;
  107. ret = device_bind_driver_to_node(dev, "tegra186_power_domain",
  108. "tegra186_power_domain",
  109. dev_ofnode(dev), &child);
  110. if (ret)
  111. return ret;
  112. ret = dm_scan_fdt_dev(dev);
  113. if (ret)
  114. return ret;
  115. return 0;
  116. }
  117. static ulong tegra186_bpmp_get_shmem(struct udevice *dev, int index)
  118. {
  119. int ret;
  120. struct fdtdec_phandle_args args;
  121. fdt_addr_t reg;
  122. ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, dev_of_offset(dev),
  123. "shmem", NULL, 0, index, &args);
  124. if (ret < 0) {
  125. pr_err("fdtdec_parse_phandle_with_args() failed: %d\n", ret);
  126. return ret;
  127. }
  128. reg = fdtdec_get_addr_size_auto_noparent(gd->fdt_blob, args.node,
  129. "reg", 0, NULL, true);
  130. if (reg == FDT_ADDR_T_NONE) {
  131. pr_err("fdtdec_get_addr_size_auto_noparent() failed\n");
  132. return -ENODEV;
  133. }
  134. return reg;
  135. }
  136. static void tegra186_bpmp_ivc_notify(struct tegra_ivc *ivc)
  137. {
  138. struct tegra186_bpmp *priv =
  139. container_of(ivc, struct tegra186_bpmp, ivc);
  140. int ret;
  141. ret = mbox_send(&priv->mbox, NULL);
  142. if (ret)
  143. pr_err("mbox_send() failed: %d\n", ret);
  144. }
  145. static int tegra186_bpmp_probe(struct udevice *dev)
  146. {
  147. struct tegra186_bpmp *priv = dev_get_priv(dev);
  148. int ret;
  149. ulong tx_base, rx_base, start_time;
  150. debug("%s(dev=%p) (priv=%p)\n", __func__, dev, priv);
  151. ret = mbox_get_by_index(dev, 0, &priv->mbox);
  152. if (ret) {
  153. pr_err("mbox_get_by_index() failed: %d\n", ret);
  154. return ret;
  155. }
  156. tx_base = tegra186_bpmp_get_shmem(dev, 0);
  157. if (IS_ERR_VALUE(tx_base)) {
  158. pr_err("tegra186_bpmp_get_shmem failed for tx_base\n");
  159. return tx_base;
  160. }
  161. rx_base = tegra186_bpmp_get_shmem(dev, 1);
  162. if (IS_ERR_VALUE(rx_base)) {
  163. pr_err("tegra186_bpmp_get_shmem failed for rx_base\n");
  164. return rx_base;
  165. }
  166. debug("shmem: rx=%lx, tx=%lx\n", rx_base, tx_base);
  167. ret = tegra_ivc_init(&priv->ivc, rx_base, tx_base, BPMP_IVC_FRAME_COUNT,
  168. BPMP_IVC_FRAME_SIZE, tegra186_bpmp_ivc_notify);
  169. if (ret) {
  170. pr_err("tegra_ivc_init() failed: %d\n", ret);
  171. return ret;
  172. }
  173. tegra_ivc_channel_reset(&priv->ivc);
  174. start_time = timer_get_us();
  175. for (;;) {
  176. ret = tegra_ivc_channel_notified(&priv->ivc);
  177. if (!ret)
  178. break;
  179. /* Timeout 100ms */
  180. if ((timer_get_us() - start_time) > 100 * 1000) {
  181. pr_err("Initial IVC reset timed out (%d)\n", ret);
  182. ret = -ETIMEDOUT;
  183. goto err_free_mbox;
  184. }
  185. }
  186. return 0;
  187. err_free_mbox:
  188. mbox_free(&priv->mbox);
  189. return ret;
  190. }
  191. static int tegra186_bpmp_remove(struct udevice *dev)
  192. {
  193. struct tegra186_bpmp *priv = dev_get_priv(dev);
  194. debug("%s(dev=%p) (priv=%p)\n", __func__, dev, priv);
  195. mbox_free(&priv->mbox);
  196. return 0;
  197. }
  198. static struct misc_ops tegra186_bpmp_ops = {
  199. .call = tegra186_bpmp_call,
  200. };
  201. static const struct udevice_id tegra186_bpmp_ids[] = {
  202. { .compatible = "nvidia,tegra186-bpmp" },
  203. { }
  204. };
  205. U_BOOT_DRIVER(tegra186_bpmp) = {
  206. .name = "tegra186_bpmp",
  207. .id = UCLASS_MISC,
  208. .of_match = tegra186_bpmp_ids,
  209. .bind = tegra186_bpmp_bind,
  210. .probe = tegra186_bpmp_probe,
  211. .remove = tegra186_bpmp_remove,
  212. .ops = &tegra186_bpmp_ops,
  213. .priv_auto = sizeof(struct tegra186_bpmp),
  214. };