tam3517-common.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011
  4. * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
  5. *
  6. * Copyright (C) 2009 TechNexion Ltd.
  7. */
  8. #ifndef __TAM3517_H
  9. #define __TAM3517_H
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #include <asm/arch/cpu.h> /* get chip and board defs */
  14. #include <asm/arch/omap.h>
  15. /* Clock Defines */
  16. #define V_OSCK 26000000 /* Clock output from T2 */
  17. #define V_SCLK (V_OSCK >> 1)
  18. /*
  19. * DDR related
  20. */
  21. #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
  22. /*
  23. * Hardware drivers
  24. */
  25. /*
  26. * NS16550 Configuration
  27. */
  28. #define CONFIG_SYS_NS16550_SERIAL
  29. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  30. #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  31. /*
  32. * select serial console configuration
  33. */
  34. #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
  35. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  36. 115200}
  37. #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
  38. /*
  39. * Board NAND Info.
  40. */
  41. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  42. /* to access */
  43. /* nand at CS0 */
  44. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
  45. /* NAND devices */
  46. /*
  47. * Miscellaneous configurable options
  48. */
  49. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  50. #define CONFIG_SYS_MAXARGS 32 /* max number of command */
  51. /* args */
  52. /*
  53. * AM3517 has 12 GP timers, they can be driven by the system clock
  54. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  55. * This rate is divided by a local divisor.
  56. */
  57. #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
  58. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  59. /*
  60. * Physical Memory Map
  61. */
  62. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  63. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  64. /*
  65. * FLASH and environment organization
  66. */
  67. /* **** PISMO SUPPORT *** */
  68. /* Redundant Environment */
  69. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  70. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  71. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  72. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  73. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  74. CONFIG_SYS_INIT_RAM_SIZE - \
  75. GENERATED_GBL_DATA_SIZE)
  76. /*
  77. * ethernet support, EMAC
  78. *
  79. */
  80. #define CONFIG_NET_RETRY_COUNT 10
  81. /* Defines for SPL */
  82. #define CONFIG_SPL_CONSOLE
  83. #define CONFIG_SPL_NAND_SOFTECC
  84. #define CONFIG_SPL_NAND_WORKSPACE 0x8f07f000 /* below BSS */
  85. #define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
  86. CONFIG_SPL_TEXT_BASE)
  87. #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
  88. #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000
  89. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  90. #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */
  91. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  92. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  93. /* FAT */
  94. #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
  95. #define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
  96. /* RAW SD card / eMMC */
  97. #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x900 /* address 0x120000 */
  98. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x80 /* address 0x10000 */
  99. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x80 /* 64KiB */
  100. /* NAND boot config */
  101. #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\
  102. 48, 49, 50, 51, 52, 53, 54, 55,\
  103. 56, 57, 58, 59, 60, 61, 62, 63}
  104. #define CONFIG_SYS_NAND_ECCSIZE 256
  105. #define CONFIG_SYS_NAND_ECCBYTES 3
  106. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW
  107. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  108. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000
  109. /* Setup MTD for NAND on the SOM */
  110. #define CONFIG_TAM3517_SETTINGS \
  111. "netdev=eth0\0" \
  112. "nandargs=setenv bootargs root=${nandroot} " \
  113. "rootfstype=${nandrootfstype}\0" \
  114. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  115. "nfsroot=${serverip}:${rootpath}\0" \
  116. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  117. "addip_sta=setenv bootargs ${bootargs} " \
  118. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  119. ":${hostname}:${netdev}:off panic=1\0" \
  120. "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
  121. "addip=if test -n ${ipdyn};then run addip_dyn;" \
  122. "else run addip_sta;fi\0" \
  123. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  124. "addtty=setenv bootargs ${bootargs}" \
  125. " console=ttyO0,${baudrate}\0" \
  126. "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
  127. "loadaddr=82000000\0" \
  128. "kernel_addr_r=82000000\0" \
  129. "hostname=" CONFIG_HOSTNAME "\0" \
  130. "bootfile=" CONFIG_HOSTNAME "/uImage\0" \
  131. "flash_self=run ramargs addip addtty addmtd addmisc;" \
  132. "bootm ${kernel_addr} ${ramdisk_addr}\0" \
  133. "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
  134. "bootm ${kernel_addr}\0" \
  135. "nandboot=run nandargs addip addtty addmtd addmisc;" \
  136. "nand read ${kernel_addr_r} kernel\0" \
  137. "bootm ${kernel_addr_r}\0" \
  138. "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
  139. "run nfsargs addip addtty addmtd addmisc;" \
  140. "bootm ${kernel_addr_r}\0" \
  141. "net_self=if run net_self_load;then " \
  142. "run ramargs addip addtty addmtd addmisc;" \
  143. "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \
  144. "else echo Images not loades;fi\0" \
  145. "u-boot=" CONFIG_HOSTNAME "/u-boot.img\0" \
  146. "load=tftp ${loadaddr} ${u-boot}\0" \
  147. "loadmlo=tftp ${loadaddr} ${mlo}\0" \
  148. "mlo=" CONFIG_HOSTNAME "/MLO\0" \
  149. "uboot_addr=0x80000\0" \
  150. "update=nandecc sw;nand erase ${uboot_addr} 100000;" \
  151. "nand write ${loadaddr} ${uboot_addr} 80000\0" \
  152. "updatemlo=nandecc hw;nand erase 0 20000;" \
  153. "nand write ${loadaddr} 0 20000\0" \
  154. "upd=if run load;then echo Updating u-boot;if run update;" \
  155. "then echo U-Boot updated;" \
  156. "else echo Error updating u-boot !;" \
  157. "echo Board without bootloader !!;" \
  158. "fi;" \
  159. "else echo U-Boot not downloaded..exiting;fi\0" \
  160. /*
  161. * this is common code for all TAM3517 boards.
  162. * MAC address is stored from manufacturer in
  163. * I2C EEPROM
  164. */
  165. #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__))
  166. /*
  167. * The I2C EEPROM on the TAM3517 contains
  168. * mac address and production data
  169. */
  170. struct tam3517_module_info {
  171. char customer[48];
  172. char product[48];
  173. /*
  174. * bit 0~47 : sequence number
  175. * bit 48~55 : week of year, from 0.
  176. * bit 56~63 : year
  177. */
  178. unsigned long long sequence_number;
  179. /*
  180. * bit 0~7 : revision fixed
  181. * bit 8~15 : revision major
  182. * bit 16~31 : TNxxx
  183. */
  184. unsigned int revision;
  185. unsigned char eth_addr[4][8];
  186. unsigned char _rev[100];
  187. };
  188. #define TAM3517_READ_EEPROM(info, ret) \
  189. do { \
  190. i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); \
  191. if (eeprom_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0, \
  192. (void *)info, sizeof(*info))) \
  193. ret = 1; \
  194. else \
  195. ret = 0; \
  196. } while (0)
  197. #define TAM3517_READ_MAC_FROM_EEPROM(info) \
  198. do { \
  199. char buf[80], ethname[20]; \
  200. int i; \
  201. memset(buf, 0, sizeof(buf)); \
  202. for (i = 0 ; i < ARRAY_SIZE((info)->eth_addr); i++) { \
  203. sprintf(buf, "%02X:%02X:%02X:%02X:%02X:%02X", \
  204. (info)->eth_addr[i][5], \
  205. (info)->eth_addr[i][4], \
  206. (info)->eth_addr[i][3], \
  207. (info)->eth_addr[i][2], \
  208. (info)->eth_addr[i][1], \
  209. (info)->eth_addr[i][0]); \
  210. \
  211. if (i) \
  212. sprintf(ethname, "eth%daddr", i); \
  213. else \
  214. strcpy(ethname, "ethaddr"); \
  215. printf("Setting %s from EEPROM with %s\n", ethname, buf);\
  216. env_set(ethname, buf); \
  217. } \
  218. } while (0)
  219. /* The following macros are taken from Technexion's documentation */
  220. #define TAM3517_sequence_number(info) \
  221. ((info)->sequence_number % 0x1000000000000LL)
  222. #define TAM3517_week_of_year(info) (((info)->sequence_number >> 48) % 0x100)
  223. #define TAM3517_year(info) ((info)->sequence_number >> 56)
  224. #define TAM3517_revision_fixed(info) ((info)->revision % 0x100)
  225. #define TAM3517_revision_major(info) (((info)->revision >> 8) % 0x100)
  226. #define TAM3517_revision_tn(info) ((info)->revision >> 16)
  227. #define TAM3517_PRINT_SOM_INFO(info) \
  228. do { \
  229. printf("Vendor:%s\n", (info)->customer); \
  230. printf("SOM: %s\n", (info)->product); \
  231. printf("SeqNr: %02llu%02llu%012llu\n", \
  232. TAM3517_year(info), \
  233. TAM3517_week_of_year(info), \
  234. TAM3517_sequence_number(info)); \
  235. printf("Rev: TN%u %u.%u\n", \
  236. TAM3517_revision_tn(info), \
  237. TAM3517_revision_major(info), \
  238. TAM3517_revision_fixed(info)); \
  239. } while (0)
  240. #endif
  241. #endif /* __TAM3517_H */