corvus.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Common board functions for siemens AT91SAM9G45 based boards
  4. * (C) Copyright 2013 Siemens AG
  5. *
  6. * Based on:
  7. * U-Boot file: include/configs/at91sam9m10g45ek.h
  8. * (C) Copyright 2007-2008
  9. * Stelian Pop <stelian@popies.net>
  10. * Lead Tech Design <www.leadtechdesign.com>
  11. */
  12. #ifndef __CONFIG_H
  13. #define __CONFIG_H
  14. #include <asm/hardware.h>
  15. #include <linux/sizes.h>
  16. /*
  17. * Warning: changing CONFIG_SYS_TEXT_BASE requires
  18. * adapting the initial boot program.
  19. * Since the linker has to swallow that define, we must use a pure
  20. * hex number here!
  21. */
  22. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  23. /* ARM asynchronous clock */
  24. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
  25. #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
  26. /* general purpose I/O */
  27. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  28. #define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
  29. /* serial console */
  30. #define CONFIG_USART_BASE ATMEL_BASE_DBGU
  31. #define CONFIG_USART_ID ATMEL_ID_SYS
  32. /* LED */
  33. #define CONFIG_AT91_LED
  34. #define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
  35. #define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
  36. /*
  37. * BOOTP options
  38. */
  39. #define CONFIG_BOOTP_BOOTFILESIZE
  40. /* SDRAM */
  41. #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
  42. #define CONFIG_SYS_SDRAM_SIZE 0x08000000
  43. #define CONFIG_SYS_INIT_SP_ADDR \
  44. (CONFIG_SYS_SDRAM_BASE + SZ_32K - GENERATED_GBL_DATA_SIZE)
  45. /* NAND flash */
  46. #ifdef CONFIG_CMD_NAND
  47. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  48. #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
  49. #define CONFIG_SYS_NAND_DBW_8
  50. /* our ALE is AD21 */
  51. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  52. /* our CLE is AD22 */
  53. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  54. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
  55. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
  56. #define CONFIG_SYS_NAND_DRIVER_ECC_LAYOUT
  57. #endif
  58. /* Ethernet */
  59. #define CONFIG_MACB
  60. #define CONFIG_RMII
  61. #define CONFIG_NET_RETRY_COUNT 20
  62. #define CONFIG_AT91_WANTS_COMMON_PHY
  63. /* DFU class support */
  64. #define DFU_MANIFEST_POLL_TIMEOUT 25000
  65. /* bootstrap + u-boot + env in nandflash */
  66. #define CONFIG_BOOTCOMMAND \
  67. "nand read 0x70000000 0x200000 0x300000;" \
  68. "bootm 0x70000000"
  69. /* Defines for SPL */
  70. #define CONFIG_SPL_MAX_SIZE (12 * SZ_1K)
  71. #define CONFIG_SPL_STACK (SZ_16K)
  72. #define CONFIG_SPL_BSS_START_ADDR CONFIG_SPL_MAX_SIZE
  73. #define CONFIG_SPL_BSS_MAX_SIZE (SZ_2K)
  74. #define CONFIG_SPL_NAND_RAW_ONLY
  75. #define CONFIG_SPL_NAND_SOFTECC
  76. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000
  77. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  78. #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
  79. #define CONFIG_SYS_NAND_ECCSIZE 256
  80. #define CONFIG_SYS_NAND_ECCBYTES 3
  81. #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
  82. 48, 49, 50, 51, 52, 53, 54, 55, \
  83. 56, 57, 58, 59, 60, 61, 62, 63, }
  84. #define CONFIG_SPL_ATMEL_SIZE
  85. #define CONFIG_SYS_MASTER_CLOCK 132096000
  86. #define AT91_PLL_LOCK_TIMEOUT 1000000
  87. #define CONFIG_SYS_AT91_PLLA 0x20c73f03
  88. #define CONFIG_SYS_MCKR 0x1301
  89. #define CONFIG_SYS_MCKR_CSS 0x1302
  90. #define CONFIG_SPL_PAD_TO CONFIG_SYS_NAND_U_BOOT_OFFS
  91. #define CONFIG_SYS_SPL_LEN CONFIG_SPL_PAD_TO
  92. #endif