at91sam9x5ek.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2012 Atmel Corporation
  4. *
  5. * Configuation settings for the AT91SAM9X5EK board.
  6. */
  7. #ifndef __CONFIG_H__
  8. #define __CONFIG_H__
  9. /* ARM asynchronous clock */
  10. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
  11. #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
  12. /* general purpose I/O */
  13. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  14. /*
  15. * BOOTP options
  16. */
  17. #define CONFIG_BOOTP_BOOTFILESIZE
  18. /*
  19. * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0)
  20. * NB: in this case, USB 1.1 devices won't be recognized.
  21. */
  22. /* SDRAM */
  23. #define CONFIG_SYS_SDRAM_BASE 0x20000000
  24. #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
  25. #define CONFIG_SYS_INIT_SP_ADDR \
  26. (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
  27. /* DataFlash */
  28. /* NAND flash */
  29. #ifdef CONFIG_CMD_NAND
  30. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  31. #define CONFIG_SYS_NAND_BASE 0x40000000
  32. #define CONFIG_SYS_NAND_DBW_8 1
  33. /* our ALE is AD21 */
  34. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  35. /* our CLE is AD22 */
  36. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  37. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
  38. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
  39. #endif
  40. /* USB */
  41. #ifdef CONFIG_CMD_USB
  42. #ifndef CONFIG_USB_EHCI_HCD
  43. #define CONFIG_USB_ATMEL
  44. #define CONFIG_USB_ATMEL_CLK_SEL_UPLL
  45. #define CONFIG_USB_OHCI_NEW
  46. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  47. #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
  48. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5"
  49. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
  50. #endif
  51. #endif
  52. #ifdef CONFIG_NAND_BOOT
  53. /* bootstrap + u-boot + env + linux in nandflash */
  54. #define CONFIG_BOOTCOMMAND "nand read " \
  55. "0x22000000 0x200000 0x600000; " \
  56. "nand read 0x21000000 0x180000 0x20000; " \
  57. "bootz 0x22000000 - 0x21000000"
  58. #elif defined(CONFIG_SPI_BOOT)
  59. /* bootstrap + u-boot + env + linux in spi flash */
  60. #define CONFIG_BOOTCOMMAND "sf probe 0; " \
  61. "sf read 0x22000000 0x100000 0x300000; " \
  62. "bootm 0x22000000"
  63. #elif defined(CONFIG_SYS_USE_DATAFLASH)
  64. /* bootstrap + u-boot + env + linux in data flash */
  65. #define CONFIG_BOOTCOMMAND "sf probe 0; " \
  66. "sf read 0x22000000 0x84000 0x294000; " \
  67. "bootm 0x22000000"
  68. #endif
  69. /* SPL */
  70. #define CONFIG_SPL_MAX_SIZE 0x6000
  71. #define CONFIG_SPL_STACK 0x308000
  72. #define CONFIG_SPL_BSS_START_ADDR 0x20000000
  73. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  74. #define CONFIG_SYS_SPL_MALLOC_START 0x20080000
  75. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  76. #define CONFIG_SYS_MONITOR_LEN (512 << 10)
  77. #define CONFIG_SYS_MASTER_CLOCK 132096000
  78. #define CONFIG_SYS_AT91_PLLA 0x20c73f03
  79. #define CONFIG_SYS_MCKR 0x1301
  80. #define CONFIG_SYS_MCKR_CSS 0x1302
  81. #ifdef CONFIG_SD_BOOT
  82. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  83. #endif
  84. #endif