at91sam9n12ek.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2013 Atmel Corporation.
  4. * Josh Wu <josh.wu@atmel.com>
  5. *
  6. * Configuation settings for the AT91SAM9N12-EK boards.
  7. */
  8. #ifndef __AT91SAM9N12_CONFIG_H_
  9. #define __AT91SAM9N12_CONFIG_H_
  10. /* ARM asynchronous clock */
  11. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
  12. #define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */
  13. /* Misc CPU related */
  14. /* LCD */
  15. #define LCD_BPP LCD_COLOR16
  16. #define LCD_OUTPUT_BPP 24
  17. #define CONFIG_LCD_LOGO
  18. #define CONFIG_LCD_INFO
  19. #define CONFIG_LCD_INFO_BELOW_LOGO
  20. #define CONFIG_ATMEL_LCD_RGB565
  21. /*
  22. * BOOTP options
  23. */
  24. #define CONFIG_BOOTP_BOOTFILESIZE
  25. #define CONFIG_SYS_SDRAM_BASE 0x20000000
  26. #define CONFIG_SYS_SDRAM_SIZE 0x08000000
  27. /*
  28. * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
  29. * leaving the correct space for initial global data structure above
  30. * that address while providing maximum stack area below.
  31. */
  32. # define CONFIG_SYS_INIT_SP_ADDR \
  33. (0x00300000 + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
  34. /* DataFlash */
  35. /* NAND flash */
  36. #ifdef CONFIG_CMD_NAND
  37. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  38. #define CONFIG_SYS_NAND_BASE 0x40000000
  39. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  40. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  41. #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4)
  42. #define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5)
  43. #endif
  44. #define CONFIG_EXTRA_ENV_SETTINGS \
  45. "console=console=ttyS0,115200\0" \
  46. "mtdparts="CONFIG_MTDPARTS_DEFAULT"\0" \
  47. "bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\
  48. "bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0"
  49. /* USB host */
  50. #ifdef CONFIG_CMD_USB
  51. #define CONFIG_USB_ATMEL
  52. #define CONFIG_USB_ATMEL_CLK_SEL_PLLB
  53. #define CONFIG_USB_OHCI_NEW
  54. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  55. #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
  56. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9n12"
  57. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
  58. #endif
  59. #ifdef CONFIG_SPI_BOOT
  60. /* bootstrap + u-boot + env + linux in dataflash on CS0 */
  61. #define CONFIG_BOOTCOMMAND \
  62. "setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
  63. "sf probe 0; sf read 0x22000000 0x100000 0x300000; " \
  64. "bootm 0x22000000"
  65. #elif defined(CONFIG_NAND_BOOT)
  66. /* bootstrap + u-boot + env + linux in nandflash */
  67. #define CONFIG_BOOTCOMMAND \
  68. "setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
  69. "nand read 0x21000000 0x180000 0x080000;" \
  70. "nand read 0x22000000 0x200000 0x400000;" \
  71. "bootm 0x22000000 - 0x21000000"
  72. #else /* CONFIG_SD_BOOT */
  73. #define CONFIG_BOOTCOMMAND \
  74. "setenv bootargs ${console} ${mtdparts} ${bootargs_mmc};" \
  75. "fatload mmc 0:1 0x21000000 dtb;" \
  76. "fatload mmc 0:1 0x22000000 uImage;" \
  77. "bootm 0x22000000 - 0x21000000"
  78. #endif
  79. /* SPL */
  80. #define CONFIG_SPL_MAX_SIZE 0x6000
  81. #define CONFIG_SPL_STACK 0x308000
  82. #define CONFIG_SPL_BSS_START_ADDR 0x20000000
  83. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  84. #define CONFIG_SYS_SPL_MALLOC_START 0x20080000
  85. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  86. #define CONFIG_SYS_MONITOR_LEN (512 << 10)
  87. #define CONFIG_SYS_MASTER_CLOCK 132096000
  88. #define CONFIG_SYS_AT91_PLLA 0x20953f03
  89. #define CONFIG_SYS_MCKR 0x1301
  90. #define CONFIG_SYS_MCKR_CSS 0x1302
  91. #ifdef CONFIG_SD_BOOT
  92. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  93. #endif
  94. #endif