123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Board specific initialization for AM642 EVM
- *
- * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
- * Keerthy <j-keerthy@ti.com>
- *
- */
- #include <common.h>
- #include <asm/io.h>
- #include <spl.h>
- #include <asm/arch/hardware.h>
- #include <asm/arch/sys_proto.h>
- #include <env.h>
- #include "../common/board_detect.h"
- #define board_is_am64x_gpevm() board_ti_k3_is("AM64-GPEVM")
- #define board_is_am64x_skevm() board_ti_k3_is("AM64-SKEVM")
- DECLARE_GLOBAL_DATA_PTR;
- int board_init(void)
- {
- return 0;
- }
- int dram_init(void)
- {
- gd->ram_size = 0x80000000;
- return 0;
- }
- int dram_init_banksize(void)
- {
- /* Bank 0 declares the memory available in the DDR low region */
- gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
- gd->bd->bi_dram[0].size = 0x80000000;
- gd->ram_size = 0x80000000;
- return 0;
- }
- #if defined(CONFIG_SPL_LOAD_FIT)
- int board_fit_config_name_match(const char *name)
- {
- bool eeprom_read = board_ti_was_eeprom_read();
- if (!eeprom_read || board_is_am64x_gpevm()) {
- if (!strcmp(name, "k3-am642-r5-evm") || !strcmp(name, "k3-am642-evm"))
- return 0;
- } else if (board_is_am64x_skevm()) {
- if (!strcmp(name, "k3-am642-r5-sk") || !strcmp(name, "k3-am642-sk"))
- return 0;
- }
- return -1;
- }
- #endif
- #ifdef CONFIG_TI_I2C_BOARD_DETECT
- int do_board_detect(void)
- {
- int ret;
- ret = ti_i2c_eeprom_am6_get_base(CONFIG_EEPROM_BUS_ADDRESS,
- CONFIG_EEPROM_CHIP_ADDRESS);
- if (ret) {
- printf("EEPROM not available at 0x%02x, trying to read at 0x%02x\n",
- CONFIG_EEPROM_CHIP_ADDRESS, CONFIG_EEPROM_CHIP_ADDRESS + 1);
- ret = ti_i2c_eeprom_am6_get_base(CONFIG_EEPROM_BUS_ADDRESS,
- CONFIG_EEPROM_CHIP_ADDRESS + 1);
- if (ret)
- pr_err("Reading on-board EEPROM at 0x%02x failed %d\n",
- CONFIG_EEPROM_CHIP_ADDRESS + 1, ret);
- }
- return ret;
- }
- int checkboard(void)
- {
- struct ti_am6_eeprom *ep = TI_AM6_EEPROM_DATA;
- if (!do_board_detect())
- printf("Board: %s rev %s\n", ep->name, ep->version);
- return 0;
- }
- #ifdef CONFIG_BOARD_LATE_INIT
- static void setup_board_eeprom_env(void)
- {
- char *name = "am64x_gpevm";
- if (do_board_detect())
- goto invalid_eeprom;
- if (board_is_am64x_gpevm())
- name = "am64x_gpevm";
- else if (board_is_am64x_skevm())
- name = "am64x_skevm";
- else
- printf("Unidentified board claims %s in eeprom header\n",
- board_ti_get_name());
- invalid_eeprom:
- set_board_info_env_am6(name);
- }
- static void setup_serial(void)
- {
- struct ti_am6_eeprom *ep = TI_AM6_EEPROM_DATA;
- unsigned long board_serial;
- char *endp;
- char serial_string[17] = { 0 };
- if (env_get("serial#"))
- return;
- board_serial = hextoul(ep->serial, &endp);
- if (*endp != '\0') {
- pr_err("Error: Can't set serial# to %s\n", ep->serial);
- return;
- }
- snprintf(serial_string, sizeof(serial_string), "%016lx", board_serial);
- env_set("serial#", serial_string);
- }
- #endif
- #endif
- #ifdef CONFIG_BOARD_LATE_INIT
- int board_late_init(void)
- {
- if (IS_ENABLED(CONFIG_TI_I2C_BOARD_DETECT)) {
- struct ti_am6_eeprom *ep = TI_AM6_EEPROM_DATA;
- setup_board_eeprom_env();
- setup_serial();
- /*
- * The first MAC address for ethernet a.k.a. ethernet0 comes from
- * efuse populated via the am654 gigabit eth switch subsystem driver.
- * All the other ones are populated via EEPROM, hence continue with
- * an index of 1.
- */
- board_ti_am6_set_ethaddr(1, ep->mac_addr_cnt);
- }
- return 0;
- }
- #endif
- #define CTRLMMR_USB0_PHY_CTRL 0x43004008
- #define CORE_VOLTAGE 0x80000000
- #ifdef CONFIG_SPL_BOARD_INIT
- void spl_board_init(void)
- {
- u32 val;
- /* Set USB PHY core voltage to 0.85V */
- val = readl(CTRLMMR_USB0_PHY_CTRL);
- val &= ~(CORE_VOLTAGE);
- writel(val, CTRLMMR_USB0_PHY_CTRL);
- }
- #endif
|