board_f.c 24 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (c) 2011 The Chromium OS Authors.
  4. * (C) Copyright 2002-2006
  5. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  6. *
  7. * (C) Copyright 2002
  8. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  9. * Marius Groeger <mgroeger@sysgo.de>
  10. */
  11. #include <common.h>
  12. #include <bloblist.h>
  13. #include <bootstage.h>
  14. #include <clock_legacy.h>
  15. #include <console.h>
  16. #include <cpu.h>
  17. #include <cpu_func.h>
  18. #include <dm.h>
  19. #include <env.h>
  20. #include <env_internal.h>
  21. #include <fdtdec.h>
  22. #include <fs.h>
  23. #include <hang.h>
  24. #include <i2c.h>
  25. #include <init.h>
  26. #include <initcall.h>
  27. #include <lcd.h>
  28. #include <log.h>
  29. #include <malloc.h>
  30. #include <mapmem.h>
  31. #include <os.h>
  32. #include <post.h>
  33. #include <relocate.h>
  34. #include <serial.h>
  35. #ifdef CONFIG_SPL
  36. #include <spl.h>
  37. #endif
  38. #include <status_led.h>
  39. #include <sysreset.h>
  40. #include <timer.h>
  41. #include <trace.h>
  42. #include <video.h>
  43. #include <watchdog.h>
  44. #include <asm/cache.h>
  45. #ifdef CONFIG_MACH_TYPE
  46. #include <asm/mach-types.h>
  47. #endif
  48. #if defined(CONFIG_MP) && defined(CONFIG_PPC)
  49. #include <asm/mp.h>
  50. #endif
  51. #include <asm/global_data.h>
  52. #include <asm/io.h>
  53. #include <asm/sections.h>
  54. #include <dm/root.h>
  55. #include <linux/errno.h>
  56. /*
  57. * Pointer to initial global data area
  58. *
  59. * Here we initialize it if needed.
  60. */
  61. #ifdef XTRN_DECLARE_GLOBAL_DATA_PTR
  62. #undef XTRN_DECLARE_GLOBAL_DATA_PTR
  63. #define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
  64. DECLARE_GLOBAL_DATA_PTR = (gd_t *)(CONFIG_SYS_INIT_GD_ADDR);
  65. #else
  66. DECLARE_GLOBAL_DATA_PTR;
  67. #endif
  68. /*
  69. * TODO(sjg@chromium.org): IMO this code should be
  70. * refactored to a single function, something like:
  71. *
  72. * void led_set_state(enum led_colour_t colour, int on);
  73. */
  74. /************************************************************************
  75. * Coloured LED functionality
  76. ************************************************************************
  77. * May be supplied by boards if desired
  78. */
  79. __weak void coloured_LED_init(void) {}
  80. __weak void red_led_on(void) {}
  81. __weak void red_led_off(void) {}
  82. __weak void green_led_on(void) {}
  83. __weak void green_led_off(void) {}
  84. __weak void yellow_led_on(void) {}
  85. __weak void yellow_led_off(void) {}
  86. __weak void blue_led_on(void) {}
  87. __weak void blue_led_off(void) {}
  88. /*
  89. * Why is gd allocated a register? Prior to reloc it might be better to
  90. * just pass it around to each function in this file?
  91. *
  92. * After reloc one could argue that it is hardly used and doesn't need
  93. * to be in a register. Or if it is it should perhaps hold pointers to all
  94. * global data for all modules, so that post-reloc we can avoid the massive
  95. * literal pool we get on ARM. Or perhaps just encourage each module to use
  96. * a structure...
  97. */
  98. #if defined(CONFIG_WATCHDOG) || defined(CONFIG_HW_WATCHDOG)
  99. static int init_func_watchdog_init(void)
  100. {
  101. # if defined(CONFIG_HW_WATCHDOG) && \
  102. (defined(CONFIG_M68K) || defined(CONFIG_MICROBLAZE) || \
  103. defined(CONFIG_SH) || \
  104. defined(CONFIG_DESIGNWARE_WATCHDOG) || \
  105. defined(CONFIG_IMX_WATCHDOG))
  106. hw_watchdog_init();
  107. puts(" Watchdog enabled\n");
  108. # endif
  109. WATCHDOG_RESET();
  110. return 0;
  111. }
  112. int init_func_watchdog_reset(void)
  113. {
  114. WATCHDOG_RESET();
  115. return 0;
  116. }
  117. #endif /* CONFIG_WATCHDOG */
  118. __weak void board_add_ram_info(int use_default)
  119. {
  120. /* please define platform specific board_add_ram_info() */
  121. }
  122. static int init_baud_rate(void)
  123. {
  124. gd->baudrate = env_get_ulong("baudrate", 10, CONFIG_BAUDRATE);
  125. return 0;
  126. }
  127. static int display_text_info(void)
  128. {
  129. #if !defined(CONFIG_SANDBOX) && !defined(CONFIG_EFI_APP)
  130. ulong bss_start, bss_end, text_base;
  131. bss_start = (ulong)&__bss_start;
  132. bss_end = (ulong)&__bss_end;
  133. #ifdef CONFIG_SYS_TEXT_BASE
  134. text_base = CONFIG_SYS_TEXT_BASE;
  135. #else
  136. text_base = CONFIG_SYS_MONITOR_BASE;
  137. #endif
  138. debug("U-Boot code: %08lX -> %08lX BSS: -> %08lX\n",
  139. text_base, bss_start, bss_end);
  140. #endif
  141. return 0;
  142. }
  143. #ifdef CONFIG_SYSRESET
  144. static int print_resetinfo(void)
  145. {
  146. struct udevice *dev;
  147. char status[256];
  148. int ret;
  149. ret = uclass_first_device_err(UCLASS_SYSRESET, &dev);
  150. if (ret) {
  151. debug("%s: No sysreset device found (error: %d)\n",
  152. __func__, ret);
  153. /* Not all boards have sysreset drivers available during early
  154. * boot, so don't fail if one can't be found.
  155. */
  156. return 0;
  157. }
  158. if (!sysreset_get_status(dev, status, sizeof(status)))
  159. printf("%s", status);
  160. return 0;
  161. }
  162. #endif
  163. #if defined(CONFIG_DISPLAY_CPUINFO) && CONFIG_IS_ENABLED(CPU)
  164. static int print_cpuinfo(void)
  165. {
  166. struct udevice *dev;
  167. char desc[512];
  168. int ret;
  169. dev = cpu_get_current_dev();
  170. if (!dev) {
  171. debug("%s: Could not get CPU device\n",
  172. __func__);
  173. return -ENODEV;
  174. }
  175. ret = cpu_get_desc(dev, desc, sizeof(desc));
  176. if (ret) {
  177. debug("%s: Could not get CPU description (err = %d)\n",
  178. dev->name, ret);
  179. return ret;
  180. }
  181. printf("CPU: %s\n", desc);
  182. return 0;
  183. }
  184. #endif
  185. static int announce_dram_init(void)
  186. {
  187. puts("DRAM: ");
  188. return 0;
  189. }
  190. static int show_dram_config(void)
  191. {
  192. unsigned long long size;
  193. int i;
  194. debug("\nRAM Configuration:\n");
  195. for (i = size = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
  196. size += gd->bd->bi_dram[i].size;
  197. debug("Bank #%d: %llx ", i,
  198. (unsigned long long)(gd->bd->bi_dram[i].start));
  199. #ifdef DEBUG
  200. print_size(gd->bd->bi_dram[i].size, "\n");
  201. #endif
  202. }
  203. debug("\nDRAM: ");
  204. print_size(size, "");
  205. board_add_ram_info(0);
  206. putc('\n');
  207. return 0;
  208. }
  209. __weak int dram_init_banksize(void)
  210. {
  211. gd->bd->bi_dram[0].start = gd->ram_base;
  212. gd->bd->bi_dram[0].size = get_effective_memsize();
  213. return 0;
  214. }
  215. #if defined(CONFIG_SYS_I2C)
  216. static int init_func_i2c(void)
  217. {
  218. puts("I2C: ");
  219. i2c_init_all();
  220. puts("ready\n");
  221. return 0;
  222. }
  223. #endif
  224. #if defined(CONFIG_VID)
  225. __weak int init_func_vid(void)
  226. {
  227. return 0;
  228. }
  229. #endif
  230. static int setup_mon_len(void)
  231. {
  232. #if defined(__ARM__) || defined(__MICROBLAZE__)
  233. gd->mon_len = (ulong)&__bss_end - (ulong)_start;
  234. #elif defined(CONFIG_SANDBOX)
  235. gd->mon_len = 0;
  236. #elif defined(CONFIG_EFI_APP)
  237. gd->mon_len = (ulong)&_end - (ulong)_init;
  238. #elif defined(CONFIG_NIOS2) || defined(CONFIG_XTENSA)
  239. gd->mon_len = CONFIG_SYS_MONITOR_LEN;
  240. #elif defined(CONFIG_NDS32) || defined(CONFIG_SH) || defined(CONFIG_RISCV)
  241. gd->mon_len = (ulong)(&__bss_end) - (ulong)(&_start);
  242. #elif defined(CONFIG_SYS_MONITOR_BASE)
  243. /* TODO: use (ulong)&__bss_end - (ulong)&__text_start; ? */
  244. gd->mon_len = (ulong)&__bss_end - CONFIG_SYS_MONITOR_BASE;
  245. #endif
  246. return 0;
  247. }
  248. static int setup_spl_handoff(void)
  249. {
  250. #if CONFIG_IS_ENABLED(HANDOFF)
  251. gd->spl_handoff = bloblist_find(BLOBLISTT_SPL_HANDOFF,
  252. sizeof(struct spl_handoff));
  253. debug("Found SPL hand-off info %p\n", gd->spl_handoff);
  254. #endif
  255. return 0;
  256. }
  257. __weak int arch_cpu_init(void)
  258. {
  259. return 0;
  260. }
  261. __weak int mach_cpu_init(void)
  262. {
  263. return 0;
  264. }
  265. /* Get the top of usable RAM */
  266. __weak ulong board_get_usable_ram_top(ulong total_size)
  267. {
  268. #if defined(CONFIG_SYS_SDRAM_BASE) && CONFIG_SYS_SDRAM_BASE > 0
  269. /*
  270. * Detect whether we have so much RAM that it goes past the end of our
  271. * 32-bit address space. If so, clip the usable RAM so it doesn't.
  272. */
  273. if (gd->ram_top < CONFIG_SYS_SDRAM_BASE)
  274. /*
  275. * Will wrap back to top of 32-bit space when reservations
  276. * are made.
  277. */
  278. return 0;
  279. #endif
  280. return gd->ram_top;
  281. }
  282. static int setup_dest_addr(void)
  283. {
  284. debug("Monitor len: %08lX\n", gd->mon_len);
  285. /*
  286. * Ram is setup, size stored in gd !!
  287. */
  288. debug("Ram size: %08lX\n", (ulong)gd->ram_size);
  289. #if defined(CONFIG_SYS_MEM_TOP_HIDE)
  290. /*
  291. * Subtract specified amount of memory to hide so that it won't
  292. * get "touched" at all by U-Boot. By fixing up gd->ram_size
  293. * the Linux kernel should now get passed the now "corrected"
  294. * memory size and won't touch it either. This should work
  295. * for arch/ppc and arch/powerpc. Only Linux board ports in
  296. * arch/powerpc with bootwrapper support, that recalculate the
  297. * memory size from the SDRAM controller setup will have to
  298. * get fixed.
  299. */
  300. gd->ram_size -= CONFIG_SYS_MEM_TOP_HIDE;
  301. #endif
  302. #ifdef CONFIG_SYS_SDRAM_BASE
  303. gd->ram_base = CONFIG_SYS_SDRAM_BASE;
  304. #endif
  305. gd->ram_top = gd->ram_base + get_effective_memsize();
  306. gd->ram_top = board_get_usable_ram_top(gd->mon_len);
  307. gd->relocaddr = gd->ram_top;
  308. debug("Ram top: %08lX\n", (ulong)gd->ram_top);
  309. #if defined(CONFIG_MP) && (defined(CONFIG_MPC86xx) || defined(CONFIG_E500))
  310. /*
  311. * We need to make sure the location we intend to put secondary core
  312. * boot code is reserved and not used by any part of u-boot
  313. */
  314. if (gd->relocaddr > determine_mp_bootpg(NULL)) {
  315. gd->relocaddr = determine_mp_bootpg(NULL);
  316. debug("Reserving MP boot page to %08lx\n", gd->relocaddr);
  317. }
  318. #endif
  319. return 0;
  320. }
  321. #ifdef CONFIG_PRAM
  322. /* reserve protected RAM */
  323. static int reserve_pram(void)
  324. {
  325. ulong reg;
  326. reg = env_get_ulong("pram", 10, CONFIG_PRAM);
  327. gd->relocaddr -= (reg << 10); /* size is in kB */
  328. debug("Reserving %ldk for protected RAM at %08lx\n", reg,
  329. gd->relocaddr);
  330. return 0;
  331. }
  332. #endif /* CONFIG_PRAM */
  333. /* Round memory pointer down to next 4 kB limit */
  334. static int reserve_round_4k(void)
  335. {
  336. gd->relocaddr &= ~(4096 - 1);
  337. return 0;
  338. }
  339. __weak int arch_reserve_mmu(void)
  340. {
  341. return 0;
  342. }
  343. static int reserve_video(void)
  344. {
  345. #ifdef CONFIG_DM_VIDEO
  346. ulong addr;
  347. int ret;
  348. addr = gd->relocaddr;
  349. ret = video_reserve(&addr);
  350. if (ret)
  351. return ret;
  352. debug("Reserving %luk for video at: %08lx\n",
  353. ((unsigned long)gd->relocaddr - addr) >> 10, addr);
  354. gd->relocaddr = addr;
  355. #elif defined(CONFIG_LCD)
  356. # ifdef CONFIG_FB_ADDR
  357. gd->fb_base = CONFIG_FB_ADDR;
  358. # else
  359. /* reserve memory for LCD display (always full pages) */
  360. gd->relocaddr = lcd_setmem(gd->relocaddr);
  361. gd->fb_base = gd->relocaddr;
  362. # endif /* CONFIG_FB_ADDR */
  363. #endif
  364. return 0;
  365. }
  366. static int reserve_trace(void)
  367. {
  368. #ifdef CONFIG_TRACE
  369. gd->relocaddr -= CONFIG_TRACE_BUFFER_SIZE;
  370. gd->trace_buff = map_sysmem(gd->relocaddr, CONFIG_TRACE_BUFFER_SIZE);
  371. debug("Reserving %luk for trace data at: %08lx\n",
  372. (unsigned long)CONFIG_TRACE_BUFFER_SIZE >> 10, gd->relocaddr);
  373. #endif
  374. return 0;
  375. }
  376. static int reserve_uboot(void)
  377. {
  378. if (!(gd->flags & GD_FLG_SKIP_RELOC)) {
  379. /*
  380. * reserve memory for U-Boot code, data & bss
  381. * round down to next 4 kB limit
  382. */
  383. gd->relocaddr -= gd->mon_len;
  384. gd->relocaddr &= ~(4096 - 1);
  385. #if defined(CONFIG_E500) || defined(CONFIG_MIPS)
  386. /* round down to next 64 kB limit so that IVPR stays aligned */
  387. gd->relocaddr &= ~(65536 - 1);
  388. #endif
  389. debug("Reserving %ldk for U-Boot at: %08lx\n",
  390. gd->mon_len >> 10, gd->relocaddr);
  391. }
  392. gd->start_addr_sp = gd->relocaddr;
  393. return 0;
  394. }
  395. /*
  396. * reserve after start_addr_sp the requested size and make the stack pointer
  397. * 16-byte aligned, this alignment is needed for cast on the reserved memory
  398. * ref = x86_64 ABI: https://reviews.llvm.org/D30049: 16 bytes
  399. * = ARMv8 Instruction Set Overview: quad word, 16 bytes
  400. */
  401. static unsigned long reserve_stack_aligned(size_t size)
  402. {
  403. return ALIGN_DOWN(gd->start_addr_sp - size, 16);
  404. }
  405. #ifdef CONFIG_SYS_NONCACHED_MEMORY
  406. static int reserve_noncached(void)
  407. {
  408. /*
  409. * The value of gd->start_addr_sp must match the value of malloc_start
  410. * calculated in boatrd_f.c:initr_malloc(), which is passed to
  411. * board_r.c:mem_malloc_init() and then used by
  412. * cache.c:noncached_init()
  413. *
  414. * These calculations must match the code in cache.c:noncached_init()
  415. */
  416. gd->start_addr_sp = ALIGN(gd->start_addr_sp, MMU_SECTION_SIZE) -
  417. MMU_SECTION_SIZE;
  418. gd->start_addr_sp -= ALIGN(CONFIG_SYS_NONCACHED_MEMORY,
  419. MMU_SECTION_SIZE);
  420. debug("Reserving %dM for noncached_alloc() at: %08lx\n",
  421. CONFIG_SYS_NONCACHED_MEMORY >> 20, gd->start_addr_sp);
  422. return 0;
  423. }
  424. #endif
  425. /* reserve memory for malloc() area */
  426. static int reserve_malloc(void)
  427. {
  428. gd->start_addr_sp = reserve_stack_aligned(TOTAL_MALLOC_LEN);
  429. debug("Reserving %dk for malloc() at: %08lx\n",
  430. TOTAL_MALLOC_LEN >> 10, gd->start_addr_sp);
  431. #ifdef CONFIG_SYS_NONCACHED_MEMORY
  432. reserve_noncached();
  433. #endif
  434. return 0;
  435. }
  436. /* (permanently) allocate a Board Info struct */
  437. static int reserve_board(void)
  438. {
  439. if (!gd->bd) {
  440. gd->start_addr_sp = reserve_stack_aligned(sizeof(struct bd_info));
  441. gd->bd = (struct bd_info *)map_sysmem(gd->start_addr_sp,
  442. sizeof(struct bd_info));
  443. memset(gd->bd, '\0', sizeof(struct bd_info));
  444. debug("Reserving %zu Bytes for Board Info at: %08lx\n",
  445. sizeof(struct bd_info), gd->start_addr_sp);
  446. }
  447. return 0;
  448. }
  449. static int reserve_global_data(void)
  450. {
  451. gd->start_addr_sp = reserve_stack_aligned(sizeof(gd_t));
  452. gd->new_gd = (gd_t *)map_sysmem(gd->start_addr_sp, sizeof(gd_t));
  453. debug("Reserving %zu Bytes for Global Data at: %08lx\n",
  454. sizeof(gd_t), gd->start_addr_sp);
  455. return 0;
  456. }
  457. static int reserve_fdt(void)
  458. {
  459. if (!IS_ENABLED(CONFIG_OF_EMBED)) {
  460. /*
  461. * If the device tree is sitting immediately above our image
  462. * then we must relocate it. If it is embedded in the data
  463. * section, then it will be relocated with other data.
  464. */
  465. if (gd->fdt_blob) {
  466. gd->fdt_size = ALIGN(fdt_totalsize(gd->fdt_blob), 32);
  467. gd->start_addr_sp = reserve_stack_aligned(gd->fdt_size);
  468. gd->new_fdt = map_sysmem(gd->start_addr_sp, gd->fdt_size);
  469. debug("Reserving %lu Bytes for FDT at: %08lx\n",
  470. gd->fdt_size, gd->start_addr_sp);
  471. }
  472. }
  473. return 0;
  474. }
  475. static int reserve_bootstage(void)
  476. {
  477. #ifdef CONFIG_BOOTSTAGE
  478. int size = bootstage_get_size();
  479. gd->start_addr_sp = reserve_stack_aligned(size);
  480. gd->new_bootstage = map_sysmem(gd->start_addr_sp, size);
  481. debug("Reserving %#x Bytes for bootstage at: %08lx\n", size,
  482. gd->start_addr_sp);
  483. #endif
  484. return 0;
  485. }
  486. __weak int arch_reserve_stacks(void)
  487. {
  488. return 0;
  489. }
  490. static int reserve_stacks(void)
  491. {
  492. /* make stack pointer 16-byte aligned */
  493. gd->start_addr_sp = reserve_stack_aligned(16);
  494. /*
  495. * let the architecture-specific code tailor gd->start_addr_sp and
  496. * gd->irq_sp
  497. */
  498. return arch_reserve_stacks();
  499. }
  500. static int reserve_bloblist(void)
  501. {
  502. #ifdef CONFIG_BLOBLIST
  503. /* Align to a 4KB boundary for easier reading of addresses */
  504. gd->start_addr_sp = ALIGN_DOWN(gd->start_addr_sp -
  505. CONFIG_BLOBLIST_SIZE_RELOC, 0x1000);
  506. gd->new_bloblist = map_sysmem(gd->start_addr_sp,
  507. CONFIG_BLOBLIST_SIZE_RELOC);
  508. #endif
  509. return 0;
  510. }
  511. static int display_new_sp(void)
  512. {
  513. debug("New Stack Pointer is: %08lx\n", gd->start_addr_sp);
  514. return 0;
  515. }
  516. __weak int arch_setup_bdinfo(void)
  517. {
  518. return 0;
  519. }
  520. int setup_bdinfo(void)
  521. {
  522. struct bd_info *bd = gd->bd;
  523. if (IS_ENABLED(CONFIG_SYS_HAS_SRAM)) {
  524. bd->bi_sramstart = CONFIG_SYS_SRAM_BASE; /* start of SRAM */
  525. bd->bi_sramsize = CONFIG_SYS_SRAM_SIZE; /* size of SRAM */
  526. }
  527. #ifdef CONFIG_MACH_TYPE
  528. bd->bi_arch_number = CONFIG_MACH_TYPE; /* board id for Linux */
  529. #endif
  530. return arch_setup_bdinfo();
  531. }
  532. #ifdef CONFIG_POST
  533. static int init_post(void)
  534. {
  535. post_bootmode_init();
  536. post_run(NULL, POST_ROM | post_bootmode_get(0));
  537. return 0;
  538. }
  539. #endif
  540. static int reloc_fdt(void)
  541. {
  542. if (!IS_ENABLED(CONFIG_OF_EMBED)) {
  543. if (gd->flags & GD_FLG_SKIP_RELOC)
  544. return 0;
  545. if (gd->new_fdt) {
  546. memcpy(gd->new_fdt, gd->fdt_blob,
  547. fdt_totalsize(gd->fdt_blob));
  548. gd->fdt_blob = gd->new_fdt;
  549. }
  550. }
  551. return 0;
  552. }
  553. static int reloc_bootstage(void)
  554. {
  555. #ifdef CONFIG_BOOTSTAGE
  556. if (gd->flags & GD_FLG_SKIP_RELOC)
  557. return 0;
  558. if (gd->new_bootstage) {
  559. int size = bootstage_get_size();
  560. debug("Copying bootstage from %p to %p, size %x\n",
  561. gd->bootstage, gd->new_bootstage, size);
  562. memcpy(gd->new_bootstage, gd->bootstage, size);
  563. gd->bootstage = gd->new_bootstage;
  564. bootstage_relocate();
  565. }
  566. #endif
  567. return 0;
  568. }
  569. static int reloc_bloblist(void)
  570. {
  571. #ifdef CONFIG_BLOBLIST
  572. if (gd->flags & GD_FLG_SKIP_RELOC)
  573. return 0;
  574. if (gd->new_bloblist) {
  575. int size = CONFIG_BLOBLIST_SIZE;
  576. debug("Copying bloblist from %p to %p, size %x\n",
  577. gd->bloblist, gd->new_bloblist, size);
  578. bloblist_reloc(gd->new_bloblist, CONFIG_BLOBLIST_SIZE_RELOC,
  579. gd->bloblist, size);
  580. gd->bloblist = gd->new_bloblist;
  581. }
  582. #endif
  583. return 0;
  584. }
  585. static int setup_reloc(void)
  586. {
  587. if (gd->flags & GD_FLG_SKIP_RELOC) {
  588. debug("Skipping relocation due to flag\n");
  589. return 0;
  590. }
  591. #ifdef CONFIG_SYS_TEXT_BASE
  592. #ifdef ARM
  593. gd->reloc_off = gd->relocaddr - (unsigned long)__image_copy_start;
  594. #elif defined(CONFIG_M68K)
  595. /*
  596. * On all ColdFire arch cpu, monitor code starts always
  597. * just after the default vector table location, so at 0x400
  598. */
  599. gd->reloc_off = gd->relocaddr - (CONFIG_SYS_TEXT_BASE + 0x400);
  600. #elif !defined(CONFIG_SANDBOX)
  601. gd->reloc_off = gd->relocaddr - CONFIG_SYS_TEXT_BASE;
  602. #endif
  603. #endif
  604. memcpy(gd->new_gd, (char *)gd, sizeof(gd_t));
  605. debug("Relocation Offset is: %08lx\n", gd->reloc_off);
  606. debug("Relocating to %08lx, new gd at %08lx, sp at %08lx\n",
  607. gd->relocaddr, (ulong)map_to_sysmem(gd->new_gd),
  608. gd->start_addr_sp);
  609. return 0;
  610. }
  611. #ifdef CONFIG_OF_BOARD_FIXUP
  612. static int fix_fdt(void)
  613. {
  614. return board_fix_fdt((void *)gd->fdt_blob);
  615. }
  616. #endif
  617. /* ARM calls relocate_code from its crt0.S */
  618. #if !defined(CONFIG_ARM) && !defined(CONFIG_SANDBOX) && \
  619. !CONFIG_IS_ENABLED(X86_64)
  620. static int jump_to_copy(void)
  621. {
  622. if (gd->flags & GD_FLG_SKIP_RELOC)
  623. return 0;
  624. /*
  625. * x86 is special, but in a nice way. It uses a trampoline which
  626. * enables the dcache if possible.
  627. *
  628. * For now, other archs use relocate_code(), which is implemented
  629. * similarly for all archs. When we do generic relocation, hopefully
  630. * we can make all archs enable the dcache prior to relocation.
  631. */
  632. #if defined(CONFIG_X86) || defined(CONFIG_ARC)
  633. /*
  634. * SDRAM and console are now initialised. The final stack can now
  635. * be setup in SDRAM. Code execution will continue in Flash, but
  636. * with the stack in SDRAM and Global Data in temporary memory
  637. * (CPU cache)
  638. */
  639. arch_setup_gd(gd->new_gd);
  640. board_init_f_r_trampoline(gd->start_addr_sp);
  641. #else
  642. relocate_code(gd->start_addr_sp, gd->new_gd, gd->relocaddr);
  643. #endif
  644. return 0;
  645. }
  646. #endif
  647. /* Record the board_init_f() bootstage (after arch_cpu_init()) */
  648. static int initf_bootstage(void)
  649. {
  650. bool from_spl = IS_ENABLED(CONFIG_SPL_BOOTSTAGE) &&
  651. IS_ENABLED(CONFIG_BOOTSTAGE_STASH);
  652. int ret;
  653. ret = bootstage_init(!from_spl);
  654. if (ret)
  655. return ret;
  656. if (from_spl) {
  657. const void *stash = map_sysmem(CONFIG_BOOTSTAGE_STASH_ADDR,
  658. CONFIG_BOOTSTAGE_STASH_SIZE);
  659. ret = bootstage_unstash(stash, CONFIG_BOOTSTAGE_STASH_SIZE);
  660. if (ret && ret != -ENOENT) {
  661. debug("Failed to unstash bootstage: err=%d\n", ret);
  662. return ret;
  663. }
  664. }
  665. bootstage_mark_name(BOOTSTAGE_ID_START_UBOOT_F, "board_init_f");
  666. return 0;
  667. }
  668. static int initf_dm(void)
  669. {
  670. #if defined(CONFIG_DM) && CONFIG_VAL(SYS_MALLOC_F_LEN)
  671. int ret;
  672. bootstage_start(BOOTSTAGE_ID_ACCUM_DM_F, "dm_f");
  673. ret = dm_init_and_scan(true);
  674. bootstage_accum(BOOTSTAGE_ID_ACCUM_DM_F);
  675. if (ret)
  676. return ret;
  677. if (IS_ENABLED(CONFIG_TIMER_EARLY)) {
  678. ret = dm_timer_init();
  679. if (ret)
  680. return ret;
  681. }
  682. #endif
  683. return 0;
  684. }
  685. /* Architecture-specific memory reservation */
  686. __weak int reserve_arch(void)
  687. {
  688. return 0;
  689. }
  690. __weak int arch_cpu_init_dm(void)
  691. {
  692. return 0;
  693. }
  694. __weak int checkcpu(void)
  695. {
  696. return 0;
  697. }
  698. __weak int clear_bss(void)
  699. {
  700. return 0;
  701. }
  702. static const init_fnc_t init_sequence_f[] = {
  703. setup_mon_len,
  704. #ifdef CONFIG_OF_CONTROL
  705. fdtdec_setup,
  706. #endif
  707. #ifdef CONFIG_TRACE_EARLY
  708. trace_early_init,
  709. #endif
  710. initf_malloc,
  711. log_init,
  712. initf_bootstage, /* uses its own timer, so does not need DM */
  713. #ifdef CONFIG_BLOBLIST
  714. bloblist_init,
  715. #endif
  716. setup_spl_handoff,
  717. #if defined(CONFIG_CONSOLE_RECORD_INIT_F)
  718. console_record_init,
  719. #endif
  720. #if defined(CONFIG_HAVE_FSP)
  721. arch_fsp_init,
  722. #endif
  723. arch_cpu_init, /* basic arch cpu dependent setup */
  724. mach_cpu_init, /* SoC/machine dependent CPU setup */
  725. initf_dm,
  726. arch_cpu_init_dm,
  727. #if defined(CONFIG_BOARD_EARLY_INIT_F)
  728. board_early_init_f,
  729. #endif
  730. #if defined(CONFIG_PPC) || defined(CONFIG_SYS_FSL_CLK) || defined(CONFIG_M68K)
  731. /* get CPU and bus clocks according to the environment variable */
  732. get_clocks, /* get CPU and bus clocks (etc.) */
  733. #endif
  734. #if !defined(CONFIG_M68K)
  735. timer_init, /* initialize timer */
  736. #endif
  737. #if defined(CONFIG_BOARD_POSTCLK_INIT)
  738. board_postclk_init,
  739. #endif
  740. env_init, /* initialize environment */
  741. init_baud_rate, /* initialze baudrate settings */
  742. serial_init, /* serial communications setup */
  743. console_init_f, /* stage 1 init of console */
  744. display_options, /* say that we are here */
  745. display_text_info, /* show debugging info if required */
  746. checkcpu,
  747. #if defined(CONFIG_SYSRESET)
  748. print_resetinfo,
  749. #endif
  750. #if defined(CONFIG_DISPLAY_CPUINFO)
  751. print_cpuinfo, /* display cpu info (and speed) */
  752. #endif
  753. #if defined(CONFIG_DTB_RESELECT)
  754. embedded_dtb_select,
  755. #endif
  756. #if defined(CONFIG_DISPLAY_BOARDINFO)
  757. show_board_info,
  758. #endif
  759. INIT_FUNC_WATCHDOG_INIT
  760. #if defined(CONFIG_MISC_INIT_F)
  761. misc_init_f,
  762. #endif
  763. INIT_FUNC_WATCHDOG_RESET
  764. #if defined(CONFIG_SYS_I2C)
  765. init_func_i2c,
  766. #endif
  767. #if defined(CONFIG_VID) && !defined(CONFIG_SPL)
  768. init_func_vid,
  769. #endif
  770. announce_dram_init,
  771. dram_init, /* configure available RAM banks */
  772. #ifdef CONFIG_POST
  773. post_init_f,
  774. #endif
  775. INIT_FUNC_WATCHDOG_RESET
  776. #if defined(CONFIG_SYS_DRAM_TEST)
  777. testdram,
  778. #endif /* CONFIG_SYS_DRAM_TEST */
  779. INIT_FUNC_WATCHDOG_RESET
  780. #ifdef CONFIG_POST
  781. init_post,
  782. #endif
  783. INIT_FUNC_WATCHDOG_RESET
  784. /*
  785. * Now that we have DRAM mapped and working, we can
  786. * relocate the code and continue running from DRAM.
  787. *
  788. * Reserve memory at end of RAM for (top down in that order):
  789. * - area that won't get touched by U-Boot and Linux (optional)
  790. * - kernel log buffer
  791. * - protected RAM
  792. * - LCD framebuffer
  793. * - monitor code
  794. * - board info struct
  795. */
  796. setup_dest_addr,
  797. #ifdef CONFIG_OF_BOARD_FIXUP
  798. fix_fdt,
  799. #endif
  800. #ifdef CONFIG_PRAM
  801. reserve_pram,
  802. #endif
  803. reserve_round_4k,
  804. arch_reserve_mmu,
  805. reserve_video,
  806. reserve_trace,
  807. reserve_uboot,
  808. reserve_malloc,
  809. reserve_board,
  810. reserve_global_data,
  811. reserve_fdt,
  812. reserve_bootstage,
  813. reserve_bloblist,
  814. reserve_arch,
  815. reserve_stacks,
  816. dram_init_banksize,
  817. show_dram_config,
  818. INIT_FUNC_WATCHDOG_RESET
  819. setup_bdinfo,
  820. display_new_sp,
  821. INIT_FUNC_WATCHDOG_RESET
  822. reloc_fdt,
  823. reloc_bootstage,
  824. reloc_bloblist,
  825. setup_reloc,
  826. #if defined(CONFIG_X86) || defined(CONFIG_ARC)
  827. copy_uboot_to_ram,
  828. do_elf_reloc_fixups,
  829. #endif
  830. clear_bss,
  831. #if !defined(CONFIG_ARM) && !defined(CONFIG_SANDBOX) && \
  832. !CONFIG_IS_ENABLED(X86_64)
  833. jump_to_copy,
  834. #endif
  835. NULL,
  836. };
  837. void board_init_f(ulong boot_flags)
  838. {
  839. gd->flags = boot_flags;
  840. gd->have_console = 0;
  841. if (initcall_run_list(init_sequence_f))
  842. hang();
  843. #if !defined(CONFIG_ARM) && !defined(CONFIG_SANDBOX) && \
  844. !defined(CONFIG_EFI_APP) && !CONFIG_IS_ENABLED(X86_64) && \
  845. !defined(CONFIG_ARC)
  846. /* NOTREACHED - jump_to_copy() does not return */
  847. hang();
  848. #endif
  849. }
  850. #if defined(CONFIG_X86) || defined(CONFIG_ARC)
  851. /*
  852. * For now this code is only used on x86.
  853. *
  854. * init_sequence_f_r is the list of init functions which are run when
  855. * U-Boot is executing from Flash with a semi-limited 'C' environment.
  856. * The following limitations must be considered when implementing an
  857. * '_f_r' function:
  858. * - 'static' variables are read-only
  859. * - Global Data (gd->xxx) is read/write
  860. *
  861. * The '_f_r' sequence must, as a minimum, copy U-Boot to RAM (if
  862. * supported). It _should_, if possible, copy global data to RAM and
  863. * initialise the CPU caches (to speed up the relocation process)
  864. *
  865. * NOTE: At present only x86 uses this route, but it is intended that
  866. * all archs will move to this when generic relocation is implemented.
  867. */
  868. static const init_fnc_t init_sequence_f_r[] = {
  869. #if !CONFIG_IS_ENABLED(X86_64)
  870. init_cache_f_r,
  871. #endif
  872. NULL,
  873. };
  874. void board_init_f_r(void)
  875. {
  876. if (initcall_run_list(init_sequence_f_r))
  877. hang();
  878. /*
  879. * The pre-relocation drivers may be using memory that has now gone
  880. * away. Mark serial as unavailable - this will fall back to the debug
  881. * UART if available.
  882. *
  883. * Do the same with log drivers since the memory may not be available.
  884. */
  885. gd->flags &= ~(GD_FLG_SERIAL_READY | GD_FLG_LOG_READY);
  886. #ifdef CONFIG_TIMER
  887. gd->timer = NULL;
  888. #endif
  889. /*
  890. * U-Boot has been copied into SDRAM, the BSS has been cleared etc.
  891. * Transfer execution from Flash to RAM by calculating the address
  892. * of the in-RAM copy of board_init_r() and calling it
  893. */
  894. (board_init_r + gd->reloc_off)((gd_t *)gd, gd->relocaddr);
  895. /* NOTREACHED - board_init_r() does not return */
  896. hang();
  897. }
  898. #endif /* CONFIG_X86 */