Kconfig 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253
  1. if ARCH_SOCFPGA
  2. config ERR_PTR_OFFSET
  3. default 0xfffec000 if TARGET_SOCFPGA_GEN5 # Boot ROM range
  4. config NR_DRAM_BANKS
  5. default 1
  6. config SOCFPGA_SECURE_VAB_AUTH
  7. bool "Enable boot image authentication with Secure Device Manager"
  8. depends on TARGET_SOCFPGA_AGILEX || TARGET_SOCFPGA_N5X
  9. select FIT_IMAGE_POST_PROCESS
  10. select SHA384
  11. select SHA512_ALGO
  12. select SPL_FIT_IMAGE_POST_PROCESS
  13. help
  14. All images loaded from FIT will be authenticated by Secure Device
  15. Manager.
  16. config SOCFPGA_SECURE_VAB_AUTH_ALLOW_NON_FIT_IMAGE
  17. bool "Allow non-FIT VAB signed images"
  18. depends on SOCFPGA_SECURE_VAB_AUTH
  19. config SPL_SIZE_LIMIT
  20. default 0x10000 if TARGET_SOCFPGA_GEN5
  21. config SPL_SIZE_LIMIT_PROVIDE_STACK
  22. default 0x200 if TARGET_SOCFPGA_GEN5
  23. config SPL_STACK_R_ADDR
  24. default 0x00800000 if TARGET_SOCFPGA_GEN5
  25. config SPL_SYS_MALLOC_F_LEN
  26. default 0x800 if TARGET_SOCFPGA_GEN5
  27. config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_TYPE
  28. default 0xa2
  29. config SYS_MALLOC_F_LEN
  30. default 0x2000 if TARGET_SOCFPGA_ARRIA10
  31. default 0x2000 if TARGET_SOCFPGA_GEN5
  32. config SYS_TEXT_BASE
  33. default 0x01000040 if TARGET_SOCFPGA_ARRIA10
  34. default 0x01000040 if TARGET_SOCFPGA_GEN5
  35. config TARGET_SOCFPGA_AGILEX
  36. bool
  37. select ARMV8_MULTIENTRY
  38. select ARMV8_SET_SMPEN
  39. select BINMAN if SPL_ATF
  40. select CLK
  41. select FPGA_INTEL_SDM_MAILBOX
  42. select NCORE_CACHE
  43. select SPL_CLK if SPL
  44. select TARGET_SOCFPGA_SOC64
  45. config TARGET_SOCFPGA_ARRIA5
  46. bool
  47. select TARGET_SOCFPGA_GEN5
  48. config TARGET_SOCFPGA_ARRIA10
  49. bool
  50. select SPL_ALTERA_SDRAM
  51. select SPL_BOARD_INIT if SPL
  52. select SPL_CACHE if SPL
  53. select CLK
  54. select SPL_CLK if SPL
  55. select DM_I2C
  56. select DM_RESET
  57. select SPL_DM_RESET if SPL
  58. select REGMAP
  59. select SPL_REGMAP if SPL
  60. select SYSCON
  61. select SPL_SYSCON if SPL
  62. select ETH_DESIGNWARE_SOCFPGA
  63. imply FPGA_SOCFPGA
  64. imply SPL_USE_TINY_PRINTF
  65. config TARGET_SOCFPGA_CYCLONE5
  66. bool
  67. select TARGET_SOCFPGA_GEN5
  68. config TARGET_SOCFPGA_GEN5
  69. bool
  70. select SPL_ALTERA_SDRAM
  71. imply FPGA_SOCFPGA
  72. imply SPL_SIZE_LIMIT_SUBTRACT_GD
  73. imply SPL_SIZE_LIMIT_SUBTRACT_MALLOC
  74. imply SPL_STACK_R
  75. imply SPL_SYS_MALLOC_SIMPLE
  76. imply SPL_USE_TINY_PRINTF
  77. config TARGET_SOCFPGA_N5X
  78. bool
  79. select ARMV8_MULTIENTRY
  80. select ARMV8_SET_SMPEN
  81. select BINMAN if SPL_ATF
  82. select CLK
  83. select FPGA_INTEL_SDM_MAILBOX
  84. select NCORE_CACHE
  85. select SPL_ALTERA_SDRAM
  86. select SPL_CLK if SPL
  87. select TARGET_SOCFPGA_SOC64
  88. config TARGET_SOCFPGA_N5X_SOCDK
  89. bool "Intel eASIC SoCDK (N5X)"
  90. select TARGET_SOCFPGA_N5X
  91. config TARGET_SOCFPGA_SOC64
  92. bool
  93. config TARGET_SOCFPGA_STRATIX10
  94. bool
  95. select ARMV8_MULTIENTRY
  96. select ARMV8_SET_SMPEN
  97. select BINMAN if SPL_ATF
  98. select FPGA_INTEL_SDM_MAILBOX
  99. select TARGET_SOCFPGA_SOC64
  100. choice
  101. prompt "Altera SOCFPGA board select"
  102. optional
  103. config TARGET_SOCFPGA_AGILEX_SOCDK
  104. bool "Intel SOCFPGA SoCDK (Agilex)"
  105. select TARGET_SOCFPGA_AGILEX
  106. config TARGET_SOCFPGA_ARIES_MCVEVK
  107. bool "Aries MCVEVK (Cyclone V)"
  108. select TARGET_SOCFPGA_CYCLONE5
  109. config TARGET_SOCFPGA_ARRIA10_SOCDK
  110. bool "Altera SOCFPGA SoCDK (Arria 10)"
  111. select TARGET_SOCFPGA_ARRIA10
  112. config TARGET_SOCFPGA_ARRIA5_SECU1
  113. bool "ABB SECU1 (Arria V)"
  114. select TARGET_SOCFPGA_ARRIA5
  115. select VENDOR_KM
  116. config TARGET_SOCFPGA_ARRIA5_SOCDK
  117. bool "Altera SOCFPGA SoCDK (Arria V)"
  118. select TARGET_SOCFPGA_ARRIA5
  119. config TARGET_SOCFPGA_CYCLONE5_SOCDK
  120. bool "Altera SOCFPGA SoCDK (Cyclone V)"
  121. select TARGET_SOCFPGA_CYCLONE5
  122. config TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
  123. bool "Devboards DBM-SoC1 (Cyclone V)"
  124. select TARGET_SOCFPGA_CYCLONE5
  125. config TARGET_SOCFPGA_EBV_SOCRATES
  126. bool "EBV SoCrates (Cyclone V)"
  127. select TARGET_SOCFPGA_CYCLONE5
  128. config TARGET_SOCFPGA_IS1
  129. bool "IS1 (Cyclone V)"
  130. select TARGET_SOCFPGA_CYCLONE5
  131. config TARGET_SOCFPGA_SOFTING_VINING_FPGA
  132. bool "Softing VIN|ING FPGA (Cyclone V)"
  133. select BOARD_LATE_INIT
  134. select TARGET_SOCFPGA_CYCLONE5
  135. config TARGET_SOCFPGA_SR1500
  136. bool "SR1500 (Cyclone V)"
  137. select TARGET_SOCFPGA_CYCLONE5
  138. config TARGET_SOCFPGA_STRATIX10_SOCDK
  139. bool "Intel SOCFPGA SoCDK (Stratix 10)"
  140. select TARGET_SOCFPGA_STRATIX10
  141. config TARGET_SOCFPGA_TERASIC_DE0_NANO
  142. bool "Terasic DE0-Nano-Atlas (Cyclone V)"
  143. select TARGET_SOCFPGA_CYCLONE5
  144. config TARGET_SOCFPGA_TERASIC_DE10_NANO
  145. bool "Terasic DE10-Nano (Cyclone V)"
  146. select TARGET_SOCFPGA_CYCLONE5
  147. config TARGET_SOCFPGA_TERASIC_DE1_SOC
  148. bool "Terasic DE1-SoC (Cyclone V)"
  149. select TARGET_SOCFPGA_CYCLONE5
  150. config TARGET_SOCFPGA_TERASIC_SOCKIT
  151. bool "Terasic SoCkit (Cyclone V)"
  152. select TARGET_SOCFPGA_CYCLONE5
  153. endchoice
  154. config SYS_BOARD
  155. default "agilex-socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
  156. default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
  157. default "arria10-socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
  158. default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  159. default "dbm-soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
  160. default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  161. default "de1-soc" if TARGET_SOCFPGA_TERASIC_DE1_SOC
  162. default "de10-nano" if TARGET_SOCFPGA_TERASIC_DE10_NANO
  163. default "is1" if TARGET_SOCFPGA_IS1
  164. default "mcvevk" if TARGET_SOCFPGA_ARIES_MCVEVK
  165. default "n5x-socdk" if TARGET_SOCFPGA_N5X_SOCDK
  166. default "secu1" if TARGET_SOCFPGA_ARRIA5_SECU1
  167. default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
  168. default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
  169. default "sr1500" if TARGET_SOCFPGA_SR1500
  170. default "stratix10-socdk" if TARGET_SOCFPGA_STRATIX10_SOCDK
  171. default "vining_fpga" if TARGET_SOCFPGA_SOFTING_VINING_FPGA
  172. config SYS_VENDOR
  173. default "intel" if TARGET_SOCFPGA_AGILEX_SOCDK
  174. default "intel" if TARGET_SOCFPGA_N5X_SOCDK
  175. default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
  176. default "altera" if TARGET_SOCFPGA_ARRIA10_SOCDK
  177. default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  178. default "altera" if TARGET_SOCFPGA_STRATIX10_SOCDK
  179. default "aries" if TARGET_SOCFPGA_ARIES_MCVEVK
  180. default "devboards" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
  181. default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
  182. default "keymile" if TARGET_SOCFPGA_ARRIA5_SECU1
  183. default "softing" if TARGET_SOCFPGA_SOFTING_VINING_FPGA
  184. default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  185. default "terasic" if TARGET_SOCFPGA_TERASIC_DE1_SOC
  186. default "terasic" if TARGET_SOCFPGA_TERASIC_DE10_NANO
  187. default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
  188. config SYS_SOC
  189. default "socfpga"
  190. config SYS_CONFIG_NAME
  191. default "socfpga_agilex_socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
  192. default "socfpga_arria5_secu1" if TARGET_SOCFPGA_ARRIA5_SECU1
  193. default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
  194. default "socfpga_arria10_socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
  195. default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  196. default "socfpga_dbm_soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
  197. default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  198. default "socfpga_de1_soc" if TARGET_SOCFPGA_TERASIC_DE1_SOC
  199. default "socfpga_de10_nano" if TARGET_SOCFPGA_TERASIC_DE10_NANO
  200. default "socfpga_is1" if TARGET_SOCFPGA_IS1
  201. default "socfpga_mcvevk" if TARGET_SOCFPGA_ARIES_MCVEVK
  202. default "socfpga_n5x_socdk" if TARGET_SOCFPGA_N5X_SOCDK
  203. default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
  204. default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
  205. default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
  206. default "socfpga_stratix10_socdk" if TARGET_SOCFPGA_STRATIX10_SOCDK
  207. default "socfpga_vining_fpga" if TARGET_SOCFPGA_SOFTING_VINING_FPGA
  208. source "board/keymile/Kconfig"
  209. endif