Kconfig 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. menu "Clock"
  2. config CLK
  3. bool "Enable clock driver support"
  4. depends on DM
  5. help
  6. This allows drivers to be provided for clock generators, including
  7. oscillators and PLLs. Devices can use a common clock API to request
  8. a particular clock rate and check on available clocks. Clocks can
  9. feed into other clocks in a tree structure, with multiplexers to
  10. choose the source for each clock.
  11. config SPL_CLK
  12. bool "Enable clock support in SPL"
  13. depends on CLK && SPL && SPL_DM
  14. help
  15. The clock subsystem adds a small amount of overhead to the image.
  16. If this is acceptable and you have a need to use clock drivers in
  17. SPL, enable this option. It might provide a cleaner interface to
  18. setting up clocks within SPL, and allows the same drivers to be
  19. used as U-Boot proper.
  20. config TPL_CLK
  21. bool "Enable clock support in TPL"
  22. depends on CLK && TPL_DM
  23. help
  24. The clock subsystem adds a small amount of overhead to the image.
  25. If this is acceptable and you have a need to use clock drivers in
  26. SPL, enable this option. It might provide a cleaner interface to
  27. setting up clocks within TPL, and allows the same drivers to be
  28. used as U-Boot proper.
  29. config CLK_BCM6345
  30. bool "Clock controller driver for BCM6345"
  31. depends on CLK && ARCH_BMIPS
  32. default y
  33. help
  34. This clock driver adds support for enabling and disabling peripheral
  35. clocks on BCM6345 SoCs. HW has no rate changing capabilities.
  36. config CLK_BOSTON
  37. def_bool y if TARGET_BOSTON
  38. depends on CLK
  39. select REGMAP
  40. select SYSCON
  41. help
  42. Enable this to support the clocks
  43. config SPL_CLK_CCF
  44. bool "SPL Common Clock Framework [CCF] support "
  45. depends on SPL
  46. help
  47. Enable this option if you want to (re-)use the Linux kernel's Common
  48. Clock Framework [CCF] code in U-Boot's SPL.
  49. config SPL_CLK_COMPOSITE_CCF
  50. bool "SPL Common Clock Framework [CCF] composite clk support "
  51. depends on SPL_CLK_CCF
  52. help
  53. Enable this option if you want to (re-)use the Linux kernel's Common
  54. Clock Framework [CCF] composite code in U-Boot's SPL.
  55. config CLK_CCF
  56. bool "Common Clock Framework [CCF] support "
  57. help
  58. Enable this option if you want to (re-)use the Linux kernel's Common
  59. Clock Framework [CCF] code in U-Boot's clock driver.
  60. config CLK_COMPOSITE_CCF
  61. bool "Common Clock Framework [CCF] composite clk support "
  62. depends on CLK_CCF
  63. help
  64. Enable this option if you want to (re-)use the Linux kernel's Common
  65. Clock Framework [CCF] composite code in U-Boot's clock driver.
  66. config CLK_INTEL
  67. bool "Enable clock driver for Intel x86"
  68. depends on CLK && X86
  69. help
  70. This provides very basic support for clocks on Intel SoCs. The driver
  71. is barely used at present but could be expanded as needs arise.
  72. Much clock configuration in U-Boot is either set up by the FSP, or
  73. set up by U-Boot itself but only statically. Thus the driver does not
  74. support changing clock rates, only querying them.
  75. config CLK_OCTEON
  76. bool "Clock controller driver for Marvell MIPS Octeon"
  77. depends on CLK && ARCH_OCTEON
  78. default y
  79. help
  80. Enable this to support the clocks on Octeon MIPS platforms.
  81. config CLK_STM32F
  82. bool "Enable clock driver support for STM32F family"
  83. depends on CLK && (STM32F7 || STM32F4)
  84. default y
  85. help
  86. This clock driver adds support for RCC clock management
  87. for STM32F4 and STM32F7 SoCs.
  88. config CLK_HSDK
  89. bool "Enable cgu clock driver for HSDK boards"
  90. depends on CLK && TARGET_HSDK
  91. help
  92. Enable this to support the cgu clocks on Synopsys ARC HSDK and
  93. Synopsys ARC HSDK-4xD boards
  94. config CLK_VERSAL
  95. bool "Enable clock driver support for Versal"
  96. depends on ARCH_VERSAL
  97. select ZYNQMP_FIRMWARE
  98. help
  99. This clock driver adds support for clock realted settings for
  100. Versal platform.
  101. config CLK_VEXPRESS_OSC
  102. bool "Enable driver for Arm Versatile Express OSC clock generators"
  103. depends on CLK && VEXPRESS_CONFIG
  104. help
  105. This clock driver adds support for clock generators present on
  106. Arm Versatile Express platforms.
  107. config CLK_ZYNQ
  108. bool "Enable clock driver support for Zynq"
  109. depends on CLK && ARCH_ZYNQ
  110. default y
  111. help
  112. This clock driver adds support for clock related settings for
  113. Zynq platform.
  114. config CLK_XLNX_CLKWZRD
  115. bool "Xilinx Clocking Wizard"
  116. depends on CLK
  117. help
  118. Support for the Xilinx Clocking Wizard IP core clock generator.
  119. The wizard support for dynamically reconfiguring the clocking
  120. primitives for Multiply, Divide, Phase Shift/Offset, or Duty
  121. Cycle. Limited by U-Boot clk uclass without set_phase API and
  122. set_duty_cycle API, this driver only supports set_rate to modify
  123. the frequency.
  124. config CLK_ZYNQMP
  125. bool "Enable clock driver support for ZynqMP"
  126. depends on ARCH_ZYNQMP
  127. select ZYNQMP_FIRMWARE
  128. help
  129. This clock driver adds support for clock realted settings for
  130. ZynqMP platform.
  131. config CLK_STM32MP1
  132. bool "Enable RCC clock driver for STM32MP1"
  133. depends on ARCH_STM32MP && CLK
  134. default y
  135. help
  136. Enable the STM32 clock (RCC) driver. Enable support for
  137. manipulating STM32MP1's on-SoC clocks.
  138. config CLK_CDCE9XX
  139. bool "Enable CDCD9XX clock driver"
  140. depends on CLK
  141. help
  142. Enable the clock synthesizer driver for CDCE913/925/937/949
  143. series of chips.
  144. config CLK_SCMI
  145. bool "Enable SCMI clock driver"
  146. depends on SCMI_FIRMWARE
  147. help
  148. Enable this option if you want to support clock devices exposed
  149. by a SCMI agent based on SCMI clock protocol communication
  150. with a SCMI server.
  151. config CLK_K210
  152. bool "Clock support for Kendryte K210"
  153. depends on CLK
  154. help
  155. This enables support clock driver for Kendryte K210 platforms.
  156. config CLK_K210_SET_RATE
  157. bool "Enable setting the Kendryte K210 PLL rate"
  158. depends on CLK_K210
  159. help
  160. Add functionality to calculate new rates for K210 PLLs. Enabling this
  161. feature adds around 1K to U-Boot's final size.
  162. source "drivers/clk/analogbits/Kconfig"
  163. source "drivers/clk/at91/Kconfig"
  164. source "drivers/clk/exynos/Kconfig"
  165. source "drivers/clk/imx/Kconfig"
  166. source "drivers/clk/meson/Kconfig"
  167. source "drivers/clk/microchip/Kconfig"
  168. source "drivers/clk/mvebu/Kconfig"
  169. source "drivers/clk/owl/Kconfig"
  170. source "drivers/clk/renesas/Kconfig"
  171. source "drivers/clk/sunxi/Kconfig"
  172. source "drivers/clk/sifive/Kconfig"
  173. source "drivers/clk/starfive/Kconfig"
  174. source "drivers/clk/tegra/Kconfig"
  175. source "drivers/clk/ti/Kconfig"
  176. source "drivers/clk/uniphier/Kconfig"
  177. config ICS8N3QV01
  178. bool "Enable ICS8N3QV01 VCXO driver"
  179. depends on CLK
  180. help
  181. Support for the ICS8N3QV01 Quad-Frequency VCXO (Voltage-Controlled
  182. Crystal Oscillator). The output frequency can be programmed via an
  183. I2C interface.
  184. config CLK_MPC83XX
  185. bool "Enable MPC83xx clock driver"
  186. depends on CLK
  187. help
  188. Support for the clock driver of the MPC83xx series of SoCs.
  189. config SANDBOX_CLK_CCF
  190. bool "Sandbox Common Clock Framework [CCF] support "
  191. depends on SANDBOX
  192. select CLK_CCF
  193. help
  194. Enable this option if you want to test the Linux kernel's Common
  195. Clock Framework [CCF] code in U-Boot's Sandbox clock driver.
  196. config CLK_VERSACLOCK
  197. tristate "Enable VersaClock 5/6 devices"
  198. depends on CLK
  199. depends on CLK_CCF
  200. depends on OF_CONTROL
  201. help
  202. This driver supports the IDT VersaClock 5 and VersaClock 6
  203. programmable clock generators.
  204. endmenu