Kconfig 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. # SPDX-License-Identifier: GPL-2.0+
  2. #
  3. # Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
  4. config SIFIVE_FU540
  5. bool
  6. select ARCH_EARLY_INIT_R
  7. select SUPPORT_SPL
  8. select RAM
  9. select SPL_RAM if SPL
  10. imply CPU
  11. imply CPU_RISCV
  12. imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
  13. imply SPL_SIFIVE_CLINT
  14. imply CMD_CPU
  15. imply SPL_CPU
  16. imply SPL_OPENSBI
  17. imply SPL_LOAD_FIT
  18. imply SMP
  19. imply CLK_SIFIVE
  20. imply CLK_SIFIVE_PRCI
  21. imply SIFIVE_SERIAL
  22. imply MACB
  23. imply MII
  24. imply SPI
  25. imply SPI_SIFIVE
  26. imply MMC
  27. imply MMC_SPI
  28. imply MMC_BROKEN_CD
  29. imply CMD_MMC
  30. imply DM_GPIO
  31. imply SIFIVE_GPIO
  32. imply CMD_GPIO
  33. imply MISC
  34. imply SIFIVE_OTP
  35. imply DM_PWM
  36. imply PWM_SIFIVE
  37. imply DM_I2C
  38. imply SYS_I2C_OCORES
  39. if ENV_IS_IN_SPI_FLASH
  40. config ENV_OFFSET
  41. default 0x505000
  42. config ENV_SIZE
  43. default 0x20000
  44. config ENV_SECT_SIZE
  45. default 0x10000
  46. endif # ENV_IS_IN_SPI_FLASH
  47. config SIFIVE_FU540_L2CC_FLUSH
  48. bool "Support Level 2 Cache Controller Flush operation of SiFive fu540"
  49. menu "Level 2 Cache Controller Flush range"
  50. depends on SIFIVE_FU540_L2CC_FLUSH
  51. config SIFIVE_FU540_L2CC_FLUSH_START
  52. hex "Level 2 Cache Flush operation start"
  53. default 0x80000000
  54. config SIFIVE_FU540_L2CC_FLUSH_SIZE
  55. hex "Level 2 Cache Flush operation size"
  56. default 0x800000000
  57. endmenu # SIFIVE_FU540_L2CC_FLUSH
  58. config SIFIVE_FU540_L2CC_WAYENABLE_DIY
  59. bool "Config Level 2 Cache Controller: the largest way which has been enabled"
  60. menu "The index of the largest way"
  61. depends on SIFIVE_FU540_L2CC_WAYENABLE_DIY
  62. config SIFIVE_FU540_L2CC_WAYENABLE_DIY_NUM
  63. int "The index of the largest way which has been enabled for level 2 Cache "
  64. default 1
  65. range 0 255
  66. help
  67. Range[0, 255]. The index of the largest way which has been enabled.
  68. endmenu # SIFIVE_FU540_L2CC_WAYENABLE_DIY