actux2.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * (C) Copyright 2007
  3. * Michael Schwingen, michael@schwingen.org
  4. *
  5. * (C) Copyright 2006
  6. * Stefan Roese, DENX Software Engineering, sr@denx.de.
  7. *
  8. * (C) Copyright 2002
  9. * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
  10. *
  11. * (C) Copyright 2002
  12. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  13. * Marius Groeger <mgroeger@sysgo.de>
  14. *
  15. * See file CREDITS for list of people who contributed to this
  16. * project.
  17. *
  18. * This program is free software; you can redistribute it and/or
  19. * modify it under the terms of the GNU General Public License as
  20. * published by the Free Software Foundation; either version 2 of
  21. * the License, or (at your option) any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  31. * MA 02111-1307 USA
  32. */
  33. #include <common.h>
  34. #include <command.h>
  35. #include <malloc.h>
  36. #include <asm/arch/ixp425.h>
  37. #include <asm/io.h>
  38. #include <miiphy.h>
  39. #include "actux2_hw.h"
  40. DECLARE_GLOBAL_DATA_PTR;
  41. int board_init (void)
  42. {
  43. gd->bd->bi_arch_number = MACH_TYPE_ACTUX2;
  44. /* adress of boot parameters */
  45. gd->bd->bi_boot_params = 0x00000100;
  46. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_IORST);
  47. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_ETHRST);
  48. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_DSR);
  49. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_DCD);
  50. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_IORST);
  51. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_ETHRST);
  52. GPIO_OUTPUT_CLEAR (CONFIG_SYS_GPIO_DSR);
  53. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_DCD);
  54. /* Setup GPIO's for Interrupt inputs */
  55. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_DBGINT);
  56. GPIO_OUTPUT_DISABLE (CONFIG_SYS_GPIO_ETHINT);
  57. /* Setup GPIO's for 33MHz clock output */
  58. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_PCI_CLK);
  59. GPIO_OUTPUT_ENABLE (CONFIG_SYS_GPIO_EXTBUS_CLK);
  60. *IXP425_GPIO_GPCLKR = 0x011001FF;
  61. /* CS1: IPAC-X */
  62. *IXP425_EXP_CS1 = 0x94d10013;
  63. /* CS5: Debug port */
  64. *IXP425_EXP_CS5 = 0x9d520003;
  65. /* CS6: HW release register */
  66. *IXP425_EXP_CS6 = 0x81860001;
  67. /* CS7: LEDs */
  68. *IXP425_EXP_CS7 = 0x80900003;
  69. udelay (533);
  70. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_IORST);
  71. GPIO_OUTPUT_SET (CONFIG_SYS_GPIO_ETHRST);
  72. ACTUX2_LED1 (1);
  73. ACTUX2_LED2 (0);
  74. ACTUX2_LED3 (0);
  75. ACTUX2_LED4 (0);
  76. return 0;
  77. }
  78. /*
  79. * Check Board Identity
  80. */
  81. int checkboard (void)
  82. {
  83. char *s = getenv ("serial#");
  84. puts ("Board: AcTux-2 rev.");
  85. putc (ACTUX2_BOARDREL + 'A' - 1);
  86. if (s != NULL) {
  87. puts (", serial# ");
  88. puts (s);
  89. }
  90. putc ('\n');
  91. return (0);
  92. }
  93. int dram_init (void)
  94. {
  95. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  96. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  97. return (0);
  98. }
  99. /*************************************************************************
  100. * get_board_rev() - setup to pass kernel board revision information
  101. * 0 = reserved
  102. * 1 = Rev. A
  103. * 2 = Rev. B
  104. *************************************************************************/
  105. u32 get_board_rev (void)
  106. {
  107. return ACTUX2_BOARDREL;
  108. }
  109. void reset_phy (void)
  110. {
  111. /* init IcPlus IP175C ethernet switch to native IP175C mode */
  112. miiphy_write ("NPE0", 29, 31, 0x175C);
  113. }