global_data.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2002-2010
  4. * Copyright 2020 NXP
  5. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  6. */
  7. #ifndef __ASM_GBL_DATA_H
  8. #define __ASM_GBL_DATA_H
  9. #include <config.h>
  10. #include "asm/types.h"
  11. /* Architecture-specific global data */
  12. struct arch_global_data {
  13. #if defined(CONFIG_FSL_ESDHC)
  14. u32 sdhc_clk;
  15. u32 sdhc_per_clk;
  16. #endif
  17. #if defined(CONFIG_MPC8xx)
  18. unsigned long brg_clk;
  19. #endif
  20. #if defined(CONFIG_CPM2)
  21. /* There are many clocks on the MPC8260 - see page 9-5 */
  22. unsigned long vco_out;
  23. unsigned long cpm_clk;
  24. unsigned long scc_clk;
  25. unsigned long brg_clk;
  26. #endif
  27. /* TODO: sjg@chromium.org: Should these be unslgned long? */
  28. #if defined(CONFIG_MPC83xx)
  29. #ifdef CONFIG_CLK_MPC83XX
  30. u32 core_clk;
  31. #else
  32. /* There are other clocks in the MPC83XX */
  33. u32 csb_clk;
  34. # if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  35. defined(CONFIG_ARCH_MPC834X) || defined(CONFIG_ARCH_MPC837X)
  36. u32 tsec1_clk;
  37. u32 tsec2_clk;
  38. u32 usbdr_clk;
  39. # elif defined(CONFIG_ARCH_MPC8309)
  40. u32 usbdr_clk;
  41. # endif
  42. # if defined(CONFIG_ARCH_MPC834X)
  43. u32 usbmph_clk;
  44. # endif /* CONFIG_ARCH_MPC834X */
  45. # if defined(CONFIG_ARCH_MPC8315)
  46. u32 tdm_clk;
  47. # endif
  48. u32 core_clk;
  49. u32 enc_clk;
  50. u32 lbiu_clk;
  51. u32 lclk_clk;
  52. # if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  53. defined(CONFIG_ARCH_MPC837X)
  54. u32 pciexp1_clk;
  55. u32 pciexp2_clk;
  56. # endif
  57. # if defined(CONFIG_ARCH_MPC837X) || defined(CONFIG_ARCH_MPC8315)
  58. u32 sata_clk;
  59. # endif
  60. # if defined(CONFIG_ARCH_MPC8360)
  61. u32 mem_sec_clk;
  62. # endif /* CONFIG_ARCH_MPC8360 */
  63. #endif
  64. #endif
  65. #if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
  66. u32 lbc_clk;
  67. void *cpu;
  68. #endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
  69. #if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || \
  70. defined(CONFIG_MPC86xx)
  71. u32 i2c1_clk;
  72. u32 i2c2_clk;
  73. #endif
  74. #if defined(CONFIG_QE)
  75. u32 qe_clk;
  76. u32 brg_clk;
  77. uint mp_alloc_base;
  78. uint mp_alloc_top;
  79. #endif /* CONFIG_QE */
  80. #if defined(CONFIG_FSL_LAW)
  81. u32 used_laws;
  82. #endif
  83. #if defined(CONFIG_E500)
  84. u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
  85. #endif
  86. unsigned long reset_status; /* reset status register at boot */
  87. #if defined(CONFIG_MPC83xx)
  88. unsigned long arbiter_event_attributes;
  89. unsigned long arbiter_event_address;
  90. #endif
  91. #if defined(CONFIG_CPM2)
  92. unsigned int dp_alloc_base;
  93. unsigned int dp_alloc_top;
  94. #endif
  95. #ifdef CONFIG_SYS_FPGA_COUNT
  96. unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
  97. #endif
  98. #if defined(CONFIG_WD_MAX_RATE)
  99. unsigned long long wdt_last; /* trace watch-dog triggering rate */
  100. #endif
  101. #if defined(CONFIG_LWMON5)
  102. unsigned long kbd_status;
  103. #endif
  104. };
  105. #include <asm-generic/global_data.h>
  106. #if 1
  107. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
  108. #else /* We could use plain global data, but the resulting code is bigger */
  109. #define XTRN_DECLARE_GLOBAL_DATA_PTR extern
  110. #define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
  111. gd_t *gd
  112. #endif
  113. #endif /* __ASM_GBL_DATA_H */