starfive-visionfive2.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2021 Shanghai StarFive Technology Co., Ltd.
  4. * YanHong Wang <yanhong.wang@starfivetech.com>
  5. */
  6. #ifndef _STARFIVE_VISIONFIVE2_H
  7. #define _STARFIVE_VISIONFIVE2_H
  8. #include <version.h>
  9. #include <linux/sizes.h>
  10. #ifdef CONFIG_SPL
  11. #define CONFIG_SPL_MAX_SIZE 0x00040000
  12. #define CONFIG_SPL_BSS_START_ADDR 0x08040000
  13. #define CONFIG_SPL_BSS_MAX_SIZE 0x00010000
  14. #define CONFIG_SYS_SPL_MALLOC_START (0x80000000)
  15. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00800000
  16. #define CONFIG_SPL_STACK (0x08000000 + 0x00180000 - \
  17. GENERATED_GBL_DATA_SIZE)
  18. #define STARFIVE_SPL_BOOT_LOAD_ADDR 0xa0000000
  19. #endif
  20. #define CONFIG_SYS_CACHELINE_SIZE 64
  21. /*
  22. * Miscellaneous configurable options
  23. */
  24. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  25. #define CONFIG_SYS_BOOTM_LEN (32 << 20) /* 32MB */
  26. /*
  27. * Print Buffer Size
  28. */
  29. #define CONFIG_SYS_PBSIZE \
  30. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  31. /*
  32. * max number of command args
  33. */
  34. #define CONFIG_SYS_MAXARGS 16
  35. /*
  36. * Boot Argument Buffer Size
  37. */
  38. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  39. /*
  40. * Size of malloc() pool
  41. * 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
  42. */
  43. #define CONFIG_SYS_MALLOC_LEN SZ_8M
  44. #define CONFIG_NR_DRAM_BANKS 1
  45. #define PHYS_SDRAM_0 0x40000000 /* SDRAM Bank #1 */
  46. #define PHYS_SDRAM_0_SIZE 0x100000000 /* 8 GB */
  47. #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_0)
  48. /* Init Stack Pointer */
  49. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_2M)
  50. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_16M)
  51. #define CONFIG_STANDALONE_LOAD_ADDR 0x41000000
  52. /*
  53. * Ethernet
  54. */
  55. #ifdef CONFIG_CMD_NET
  56. #define CONFIG_DW_ALTDESCRIPTOR
  57. #define CONFIG_ARP_TIMEOUT 500
  58. #define CONFIG_NETMASK 255.255.255.0
  59. #define CONFIG_IPADDR 192.168.120.230
  60. #define CONFIG_IP_DEFRAG
  61. #ifndef CONFIG_NET_MAXDEFRAG
  62. #define CONFIG_NET_MAXDEFRAG 16384
  63. #endif
  64. #endif
  65. /* HACK these should have '#if defined (stuff) around them like zynqp*/
  66. #define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0) func(DHCP, dhcp, na)
  67. #include <config_distro_bootcmd.h>
  68. #include <environment/distro/sf.h>
  69. #define TYPE_GUID_LOADER1 "5B193300-FC78-40CD-8002-E86C45580B47"
  70. #define TYPE_GUID_LOADER2 "2E54B353-1271-4842-806F-E436D6AF6985"
  71. #define TYPE_GUID_SYSTEM "0FC63DAF-8483-4772-8E79-3D69D8477DE4"
  72. #define PARTS_DEFAULT \
  73. "name=loader1,start=17K,size=1M,type=${type_guid_gpt_loader1};" \
  74. "name=loader2,size=4MB,type=${type_guid_gpt_loader2};" \
  75. "name=system,size=-,bootable,type=${type_guid_gpt_system};"
  76. #define CHIPA_GMAC_SET \
  77. "chipa_gmac_set=" \
  78. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_10 <0x0>;" \
  79. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_100 <0x0>;" \
  80. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_1000 <0x0>;" \
  81. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_delay_sel <0x9>;" \
  82. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_10 <0x0>;" \
  83. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_100 <0x0>;" \
  84. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_1000 <0x0>;" \
  85. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_delay_sel <0x9> \0"
  86. #define VISIONFIVE2_MEM_SET \
  87. "visionfive2_mem_set=" \
  88. "fdt memory ${memory_addr} ${memory_size};\0"
  89. #define CHIPA_SET \
  90. "chipa_set=" \
  91. "if test ${chip_vision} = A; then " \
  92. "run chipa_gmac_set;" \
  93. "fi; \0" \
  94. "chipa_set_uboot=" \
  95. "fdt addr ${uboot_fdt_addr};" \
  96. "run chipa_set;\0" \
  97. "chipa_set_linux=" \
  98. "fdt addr ${fdt_addr_r};" \
  99. "run visionfive2_mem_set;" \
  100. "run chipa_set;\0"
  101. #define CHIPA_SET_FORCE \
  102. "chipa_set_uboot_force=" \
  103. "fdt addr ${uboot_fdt_addr};" \
  104. "run chipa_gmac_set; \0" \
  105. "chipa_set_linux_force=" \
  106. "fdt addr ${fdt_addr_r};" \
  107. "run visionfive2_mem_set;" \
  108. "run chipa_gmac_set; \0" \
  109. #define VISIONFIVE2_BOOTENV \
  110. "bootenv=uEnv.txt\0" \
  111. "testenv=vf2_uEnv.txt\0" \
  112. "bootdir=/boot\0" \
  113. "mmcpart=3\0" \
  114. "loadaddr=0xa0000000\0" \
  115. "load_vf2_env=fatload mmc ${bootpart} ${loadaddr} ${testenv}\0" \
  116. "loadbootenv=fatload mmc ${bootpart} ${loadaddr} ${bootenv}\0" \
  117. "ext4bootenv=" \
  118. "ext4load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootenv}\0"\
  119. "importbootenv=" \
  120. "echo Importing environment from mmc${devnum} ...; " \
  121. "env import -t ${loadaddr} ${filesize}\0" \
  122. "scan_mmc_dev=" \
  123. "if test ${bootmode} = flash; then " \
  124. "if mmc dev ${devnum}; then " \
  125. "echo found device ${devnum};" \
  126. "else " \
  127. "setenv devnum 0;" \
  128. "mmc dev 0;" \
  129. "fi; " \
  130. "fi; " \
  131. "echo bootmode ${bootmode} device ${devnum};\0" \
  132. "mmcbootenv=run scan_mmc_dev; " \
  133. "setenv bootpart ${devnum}:${mmcpart}; " \
  134. "if mmc rescan; then " \
  135. "run loadbootenv && run importbootenv; " \
  136. "run ext4bootenv && run importbootenv; " \
  137. "if test -n $uenvcmd; then " \
  138. "echo Running uenvcmd ...; " \
  139. "run uenvcmd; " \
  140. "fi; " \
  141. "fi\0" \
  142. "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0"
  143. #define CONFIG_EXTRA_ENV_SETTINGS \
  144. "fdt_high=0xffffffffffffffff\0" \
  145. "initrd_high=0xffffffffffffffff\0" \
  146. "kernel_addr_r=0x44000000\0" \
  147. "fdt_addr_r=0x46000000\0" \
  148. "scriptaddr=0x88100000\0" \
  149. "script_offset_f=0x1fff000\0" \
  150. "script_size_f=0x1000\0" \
  151. "pxefile_addr_r=0x88200000\0" \
  152. "ramdisk_addr_r=0x88300000\0" \
  153. VISIONFIVE2_BOOTENV \
  154. CHIPA_GMAC_SET \
  155. CHIPA_SET \
  156. CHIPA_SET_FORCE \
  157. VISIONFIVE2_MEM_SET \
  158. "type_guid_gpt_loader1=" TYPE_GUID_LOADER1 "\0" \
  159. "type_guid_gpt_loader2=" TYPE_GUID_LOADER2 "\0" \
  160. "type_guid_gpt_system=" TYPE_GUID_SYSTEM "\0" \
  161. "partitions=" PARTS_DEFAULT "\0" \
  162. BOOTENV \
  163. BOOTENV_SF
  164. /*
  165. * memtest works on 1.9 MB in DRAM
  166. */
  167. #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_0
  168. #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE)
  169. #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600}
  170. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  171. /* 6.25MHz RTC clock, StarFive JH7110*/
  172. #define CONFIG_SYS_HZ_CLOCK 4000000
  173. #define __io
  174. #define memset_io(c, v, l) memset((c), (v), (l))
  175. #define memcpy_fromio(a, c, l) memcpy((a), (c), (l))
  176. #define memcpy_toio(c, a, l) memcpy((c), (a), (l))
  177. #endif /* _STARFIVE_VISIONFIVE2_H */