123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (c) Xilinx, Inc.
- */
- #include <asm/arch/ps7_init_gpl.h>
- unsigned long ps7_pll_init_data_3_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: PLL SLCR REGISTERS */
- /* .. .. START: ARM PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000110[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000110[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x177 */
- /* .. .. ==> 0XF8000110[21:12] = 0x00000177U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00177000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U, 0x001772C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x1a */
- /* .. .. .. ==> 0XF8000100[18:12] = 0x0000001AU */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x0001A000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x0007F000U, 0x0001A000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. ARM_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000001U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. SRCSEL = 0x0 */
- /* .. .. .. ==> 0XF8000120[5:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. .. DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000120[13:8] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x00003F00U VAL : 0x00000200U */
- /* .. .. .. CPU_6OR4XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[24:24] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. .. CPU_3OR2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[25:25] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x02000000U VAL : 0x02000000U */
- /* .. .. .. CPU_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[26:26] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. .. CPU_1XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[27:27] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. .. CPU_PERI_CLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[28:28] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000120, 0x1F003F30U, 0x1F000200U),
- /* .. .. FINISH: ARM PLL INIT */
- /* .. .. START: DDR PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000114[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000114[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1db */
- /* .. .. ==> 0XF8000114[21:12] = 0x000001DBU */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001DB000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U, 0x001DB2C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x15 */
- /* .. .. .. ==> 0XF8000104[18:12] = 0x00000015U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00015000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x0007F000U, 0x00015000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. DDR_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000002U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. DDR_3XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. DDR_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. DDR_3XCLK_DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000124[25:20] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. .. .. DDR_2XCLK_DIVISOR = 0x3 */
- /* .. .. .. ==> 0XF8000124[31:26] = 0x00000003U */
- /* .. .. .. ==> MASK : 0xFC000000U VAL : 0x0C000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000124, 0xFFF00003U, 0x0C200003U),
- /* .. .. FINISH: DDR PLL INIT */
- /* .. .. START: IO PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000118[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000118[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1f4 */
- /* .. .. ==> 0XF8000118[21:12] = 0x000001F4U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001F4000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U, 0x001F42C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x14 */
- /* .. .. .. ==> 0XF8000108[18:12] = 0x00000014U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00014000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x0007F000U, 0x00014000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. IO_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[2:2] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000004U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. FINISH: IO PLL INIT */
- /* .. FINISH: PLL SLCR REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_clock_init_data_3_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: CLOCK CONTROL SLCR REGISTERS */
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000128[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. DIVISOR0 = 0x34 */
- /* .. ==> 0XF8000128[13:8] = 0x00000034U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00003400U */
- /* .. DIVISOR1 = 0x2 */
- /* .. ==> 0XF8000128[25:20] = 0x00000002U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000128, 0x03F03F01U, 0x00203401U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000138[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000138[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000138, 0x00000011U, 0x00000001U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000140[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000140[6:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. DIVISOR = 0x8 */
- /* .. ==> 0XF8000140[13:8] = 0x00000008U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000800U */
- /* .. DIVISOR1 = 0x1 */
- /* .. ==> 0XF8000140[25:20] = 0x00000001U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000140, 0x03F03F71U, 0x00100801U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF800014C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF800014C[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x5 */
- /* .. ==> 0XF800014C[13:8] = 0x00000005U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. */
- EMIT_MASKWRITE(0XF800014C, 0x00003F31U, 0x00000501U),
- /* .. CLKACT0 = 0x1 */
- /* .. ==> 0XF8000150[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. CLKACT1 = 0x0 */
- /* .. ==> 0XF8000150[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000150[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x14 */
- /* .. ==> 0XF8000150[13:8] = 0x00000014U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. */
- EMIT_MASKWRITE(0XF8000150, 0x00003F33U, 0x00001401U),
- /* .. CLKACT0 = 0x0 */
- /* .. ==> 0XF8000154[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. CLKACT1 = 0x1 */
- /* .. ==> 0XF8000154[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000154[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0xa */
- /* .. ==> 0XF8000154[13:8] = 0x0000000AU */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. */
- EMIT_MASKWRITE(0XF8000154, 0x00003F33U, 0x00000A02U),
- /* .. .. START: TRACE CLOCK */
- /* .. .. FINISH: TRACE CLOCK */
- /* .. .. CLKACT = 0x1 */
- /* .. .. ==> 0XF8000168[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000168[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR = 0x5 */
- /* .. .. ==> 0XF8000168[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000168, 0x00003F31U, 0x00000501U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000170[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0xa */
- /* .. .. ==> 0XF8000170[13:8] = 0x0000000AU */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000170[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000170, 0x03F03F30U, 0x00100A00U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000180[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x7 */
- /* .. .. ==> 0XF8000180[13:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000700U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000180[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000180, 0x03F03F30U, 0x00100700U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000190[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x5 */
- /* .. .. ==> 0XF8000190[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000190[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000190, 0x03F03F30U, 0x00100500U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF80001A0[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x14 */
- /* .. .. ==> 0XF80001A0[13:8] = 0x00000014U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF80001A0[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U, 0x00101400U),
- /* .. .. CLK_621_TRUE = 0x1 */
- /* .. .. ==> 0XF80001C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001C4, 0x00000001U, 0x00000001U),
- /* .. .. DMA_CPU_2XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. USB0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[2:2] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. USB1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. GEM0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[6:6] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000040U */
- /* .. .. GEM1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. SDI0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[10:10] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000400U */
- /* .. .. SDI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. SPI0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. SPI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. CAN0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. CAN1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. I2C0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[18:18] = 0x00000001U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00040000U */
- /* .. .. I2C1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. UART0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. UART1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[21:21] = 0x00000001U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00200000U */
- /* .. .. GPIO_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[22:22] = 0x00000001U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00400000U */
- /* .. .. LQSPI_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[23:23] = 0x00000001U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00800000U */
- /* .. .. SMC_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[24:24] = 0x00000001U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU, 0x01EC044DU),
- /* .. FINISH: CLOCK CONTROL SLCR REGISTERS */
- /* .. START: THIS SHOULD BE BLANK */
- /* .. FINISH: THIS SHOULD BE BLANK */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_ddr_init_data_3_0[] = {
- /* START: top */
- /* .. START: DDR INITIALIZATION */
- /* .. .. START: LOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 0x1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000080U),
- /* .. .. FINISH: LOCK DDR */
- /* .. .. reg_ddrc_t_rfc_nom_x32 = 0x7f */
- /* .. .. ==> 0XF8006004[11:0] = 0x0000007FU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x0000007FU */
- /* .. .. reserved_reg_ddrc_active_ranks = 0x1 */
- /* .. .. ==> 0XF8006004[13:12] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00001000U */
- /* .. .. reg_ddrc_addrmap_cs_bit0 = 0x0 */
- /* .. .. ==> 0XF8006004[18:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0007C000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006004, 0x0007FFFFU, 0x0000107FU),
- /* .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf */
- /* .. .. ==> 0XF8006008[10:0] = 0x0000000FU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x0000000FU */
- /* .. .. reg_ddrc_hpr_max_starve_x32 = 0xf */
- /* .. .. ==> 0XF8006008[21:11] = 0x0000000FU */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00007800U */
- /* .. .. reg_ddrc_hpr_xact_run_length = 0xf */
- /* .. .. ==> 0XF8006008[25:22] = 0x0000000FU */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x03C00000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU, 0x03C0780FU),
- /* .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF800600C[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_lpr_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF800600C[21:11] = 0x00000002U */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00001000U */
- /* .. .. reg_ddrc_lpr_xact_run_length = 0x8 */
- /* .. .. ==> 0XF800600C[25:22] = 0x00000008U */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x02000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU, 0x02001001U),
- /* .. .. reg_ddrc_w_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF8006010[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_w_xact_run_length = 0x8 */
- /* .. .. ==> 0XF8006010[14:11] = 0x00000008U */
- /* .. .. ==> MASK : 0x00007800U VAL : 0x00004000U */
- /* .. .. reg_ddrc_w_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF8006010[25:15] = 0x00000002U */
- /* .. .. ==> MASK : 0x03FF8000U VAL : 0x00010000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU, 0x00014001U),
- /* .. .. reg_ddrc_t_rc = 0x1a */
- /* .. .. ==> 0XF8006014[5:0] = 0x0000001AU */
- /* .. .. ==> MASK : 0x0000003FU VAL : 0x0000001AU */
- /* .. .. reg_ddrc_t_rfc_min = 0x54 */
- /* .. .. ==> 0XF8006014[13:6] = 0x00000054U */
- /* .. .. ==> MASK : 0x00003FC0U VAL : 0x00001500U */
- /* .. .. reg_ddrc_post_selfref_gap_x32 = 0x10 */
- /* .. .. ==> 0XF8006014[20:14] = 0x00000010U */
- /* .. .. ==> MASK : 0x001FC000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU, 0x0004151AU),
- /* .. .. reg_ddrc_wr2pre = 0x12 */
- /* .. .. ==> 0XF8006018[4:0] = 0x00000012U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000012U */
- /* .. .. reg_ddrc_powerdown_to_x32 = 0x6 */
- /* .. .. ==> 0XF8006018[9:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_t_faw = 0x15 */
- /* .. .. ==> 0XF8006018[15:10] = 0x00000015U */
- /* .. .. ==> MASK : 0x0000FC00U VAL : 0x00005400U */
- /* .. .. reg_ddrc_t_ras_max = 0x23 */
- /* .. .. ==> 0XF8006018[21:16] = 0x00000023U */
- /* .. .. ==> MASK : 0x003F0000U VAL : 0x00230000U */
- /* .. .. reg_ddrc_t_ras_min = 0x13 */
- /* .. .. ==> 0XF8006018[26:22] = 0x00000013U */
- /* .. .. ==> MASK : 0x07C00000U VAL : 0x04C00000U */
- /* .. .. reg_ddrc_t_cke = 0x4 */
- /* .. .. ==> 0XF8006018[31:28] = 0x00000004U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU, 0x44E354D2U),
- /* .. .. reg_ddrc_write_latency = 0x5 */
- /* .. .. ==> 0XF800601C[4:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_rd2wr = 0x7 */
- /* .. .. ==> 0XF800601C[9:5] = 0x00000007U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000E0U */
- /* .. .. reg_ddrc_wr2rd = 0xe */
- /* .. .. ==> 0XF800601C[14:10] = 0x0000000EU */
- /* .. .. ==> MASK : 0x00007C00U VAL : 0x00003800U */
- /* .. .. reg_ddrc_t_xp = 0x4 */
- /* .. .. ==> 0XF800601C[19:15] = 0x00000004U */
- /* .. .. ==> MASK : 0x000F8000U VAL : 0x00020000U */
- /* .. .. reg_ddrc_pad_pd = 0x0 */
- /* .. .. ==> 0XF800601C[22:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00700000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd2pre = 0x4 */
- /* .. .. ==> 0XF800601C[27:23] = 0x00000004U */
- /* .. .. ==> MASK : 0x0F800000U VAL : 0x02000000U */
- /* .. .. reg_ddrc_t_rcd = 0x7 */
- /* .. .. ==> 0XF800601C[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU, 0x720238E5U),
- /* .. .. reg_ddrc_t_ccd = 0x4 */
- /* .. .. ==> 0XF8006020[4:2] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000001CU VAL : 0x00000010U */
- /* .. .. reg_ddrc_t_rrd = 0x6 */
- /* .. .. ==> 0XF8006020[7:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_refresh_margin = 0x2 */
- /* .. .. ==> 0XF8006020[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. reg_ddrc_t_rp = 0x7 */
- /* .. .. ==> 0XF8006020[15:12] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00007000U */
- /* .. .. reg_ddrc_refresh_to_x32 = 0x8 */
- /* .. .. ==> 0XF8006020[20:16] = 0x00000008U */
- /* .. .. ==> MASK : 0x001F0000U VAL : 0x00080000U */
- /* .. .. reg_ddrc_mobile = 0x0 */
- /* .. .. ==> 0XF8006020[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_en_dfi_dram_clk_disable = 0x0 */
- /* .. .. ==> 0XF8006020[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_read_latency = 0x7 */
- /* .. .. ==> 0XF8006020[28:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x1F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_mode_ddr1_ddr2 = 0x1 */
- /* .. .. ==> 0XF8006020[29:29] = 0x00000001U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x20000000U */
- /* .. .. reg_ddrc_dis_pad_pd = 0x0 */
- /* .. .. ==> 0XF8006020[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006020, 0x7FDFFFFCU, 0x270872D0U),
- /* .. .. reg_ddrc_en_2t_timing_mode = 0x0 */
- /* .. .. ==> 0XF8006024[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_prefer_write = 0x0 */
- /* .. .. ==> 0XF8006024[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_wr = 0x0 */
- /* .. .. ==> 0XF8006024[6:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_addr = 0x0 */
- /* .. .. ==> 0XF8006024[8:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_data = 0x0 */
- /* .. .. ==> 0XF8006024[24:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x01FFFE00U VAL : 0x00000000U */
- /* .. .. ddrc_reg_mr_wr_busy = 0x0 */
- /* .. .. ==> 0XF8006024[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_type = 0x0 */
- /* .. .. ==> 0XF8006024[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_rdata_valid = 0x0 */
- /* .. .. ==> 0XF8006024[27:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006024, 0x0FFFFFC3U, 0x00000000U),
- /* .. .. reg_ddrc_final_wait_x32 = 0x7 */
- /* .. .. ==> 0XF8006028[6:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000007FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_pre_ocd_x32 = 0x0 */
- /* .. .. ==> 0XF8006028[10:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000780U VAL : 0x00000000U */
- /* .. .. reg_ddrc_t_mrd = 0x4 */
- /* .. .. ==> 0XF8006028[13:11] = 0x00000004U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006028, 0x00003FFFU, 0x00002007U),
- /* .. .. reg_ddrc_emr2 = 0x8 */
- /* .. .. ==> 0XF800602C[15:0] = 0x00000008U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000008U */
- /* .. .. reg_ddrc_emr3 = 0x0 */
- /* .. .. ==> 0XF800602C[31:16] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU, 0x00000008U),
- /* .. .. reg_ddrc_mr = 0x930 */
- /* .. .. ==> 0XF8006030[15:0] = 0x00000930U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000930U */
- /* .. .. reg_ddrc_emr = 0x4 */
- /* .. .. ==> 0XF8006030[31:16] = 0x00000004U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU, 0x00040930U),
- /* .. .. reg_ddrc_burst_rdwr = 0x4 */
- /* .. .. ==> 0XF8006034[3:0] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000004U */
- /* .. .. reg_ddrc_pre_cke_x1024 = 0x167 */
- /* .. .. ==> 0XF8006034[13:4] = 0x00000167U */
- /* .. .. ==> MASK : 0x00003FF0U VAL : 0x00001670U */
- /* .. .. reg_ddrc_post_cke_x1024 = 0x1 */
- /* .. .. ==> 0XF8006034[25:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00010000U */
- /* .. .. reg_ddrc_burstchop = 0x0 */
- /* .. .. ==> 0XF8006034[28:28] = 0x00000000U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU, 0x00011674U),
- /* .. .. reg_ddrc_force_low_pri_n = 0x0 */
- /* .. .. ==> 0XF8006038[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_dq = 0x0 */
- /* .. .. ==> 0XF8006038[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006038, 0x00000003U, 0x00000000U),
- /* .. .. reg_ddrc_addrmap_bank_b0 = 0x7 */
- /* .. .. ==> 0XF800603C[3:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_addrmap_bank_b1 = 0x7 */
- /* .. .. ==> 0XF800603C[7:4] = 0x00000007U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000070U */
- /* .. .. reg_ddrc_addrmap_bank_b2 = 0x7 */
- /* .. .. ==> 0XF800603C[11:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000700U */
- /* .. .. reg_ddrc_addrmap_col_b5 = 0x0 */
- /* .. .. ==> 0XF800603C[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b6 = 0x0 */
- /* .. .. ==> 0XF800603C[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU, 0x00000777U),
- /* .. .. reg_ddrc_addrmap_col_b2 = 0x0 */
- /* .. .. ==> 0XF8006040[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b3 = 0x0 */
- /* .. .. ==> 0XF8006040[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b4 = 0x0 */
- /* .. .. ==> 0XF8006040[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b7 = 0x0 */
- /* .. .. ==> 0XF8006040[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b8 = 0x0 */
- /* .. .. ==> 0XF8006040[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b9 = 0xf */
- /* .. .. ==> 0XF8006040[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_col_b10 = 0xf */
- /* .. .. ==> 0XF8006040[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. reg_ddrc_addrmap_col_b11 = 0xf */
- /* .. .. ==> 0XF8006040[31:28] = 0x0000000FU */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0xF0000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU, 0xFFF00000U),
- /* .. .. reg_ddrc_addrmap_row_b0 = 0x6 */
- /* .. .. ==> 0XF8006044[3:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_addrmap_row_b1 = 0x6 */
- /* .. .. ==> 0XF8006044[7:4] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_addrmap_row_b2_11 = 0x6 */
- /* .. .. ==> 0XF8006044[11:8] = 0x00000006U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000600U */
- /* .. .. reg_ddrc_addrmap_row_b12 = 0x6 */
- /* .. .. ==> 0XF8006044[15:12] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00006000U */
- /* .. .. reg_ddrc_addrmap_row_b13 = 0x6 */
- /* .. .. ==> 0XF8006044[19:16] = 0x00000006U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00060000U */
- /* .. .. reg_ddrc_addrmap_row_b14 = 0xf */
- /* .. .. ==> 0XF8006044[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_row_b15 = 0xf */
- /* .. .. ==> 0XF8006044[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU, 0x0FF66666U),
- /* .. .. reg_phy_rd_local_odt = 0x0 */
- /* .. .. ==> 0XF8006048[13:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[15:14] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000C000U VAL : 0x0000C000U */
- /* .. .. reg_phy_idle_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[17:16] = 0x00000003U */
- /* .. .. ==> MASK : 0x00030000U VAL : 0x00030000U */
- /* .. .. reserved_reg_ddrc_rank0_wr_odt = 0x1 */
- /* .. .. ==> 0XF8006048[5:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000038U VAL : 0x00000008U */
- /* .. .. reserved_reg_ddrc_rank0_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006048, 0x0003F03FU, 0x0003C008U),
- /* .. .. reg_phy_rd_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_wr_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_phy_rdc_we_to_re_delay = 0x8 */
- /* .. .. ==> 0XF8006050[11:8] = 0x00000008U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000800U */
- /* .. .. reg_phy_rdc_fifo_rst_disable = 0x0 */
- /* .. .. ==> 0XF8006050[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_phy_use_fixed_re = 0x1 */
- /* .. .. ==> 0XF8006050[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_rdc_fifo_rst_err_cnt_clr = 0x0 */
- /* .. .. ==> 0XF8006050[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_dis_phy_ctrl_rstn = 0x0 */
- /* .. .. ==> 0XF8006050[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_phy_clk_stall_level = 0x0 */
- /* .. .. ==> 0XF8006050[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[27:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_wrlvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU, 0x77010800U),
- /* .. .. reg_ddrc_dis_dll_calib = 0x0 */
- /* .. .. ==> 0XF8006058[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006058, 0x00010000U, 0x00000000U),
- /* .. .. reg_ddrc_rd_odt_delay = 0x3 */
- /* .. .. ==> 0XF800605C[3:0] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000003U */
- /* .. .. reg_ddrc_wr_odt_delay = 0x0 */
- /* .. .. ==> 0XF800605C[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd_odt_hold = 0x0 */
- /* .. .. ==> 0XF800605C[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_wr_odt_hold = 0x5 */
- /* .. .. ==> 0XF800605C[15:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU, 0x00005003U),
- /* .. .. reg_ddrc_pageclose = 0x0 */
- /* .. .. ==> 0XF8006060[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_lpr_num_entries = 0x1f */
- /* .. .. ==> 0XF8006060[6:1] = 0x0000001FU */
- /* .. .. ==> MASK : 0x0000007EU VAL : 0x0000003EU */
- /* .. .. reg_ddrc_auto_pre_en = 0x0 */
- /* .. .. ==> 0XF8006060[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. reg_ddrc_refresh_update_level = 0x0 */
- /* .. .. ==> 0XF8006060[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_wc = 0x0 */
- /* .. .. ==> 0XF8006060[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_collision_page_opt = 0x0 */
- /* .. .. ==> 0XF8006060[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_ddrc_selfref_en = 0x0 */
- /* .. .. ==> 0XF8006060[12:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006060, 0x000017FFU, 0x0000003EU),
- /* .. .. reg_ddrc_go2critical_hysteresis = 0x0 */
- /* .. .. ==> 0XF8006064[12:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001FE0U VAL : 0x00000000U */
- /* .. .. reg_arb_go2critical_en = 0x1 */
- /* .. .. ==> 0XF8006064[17:17] = 0x00000001U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00020000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006064, 0x00021FE0U, 0x00020000U),
- /* .. .. reg_ddrc_wrlvl_ww = 0x41 */
- /* .. .. ==> 0XF8006068[7:0] = 0x00000041U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000041U */
- /* .. .. reg_ddrc_rdlvl_rr = 0x41 */
- /* .. .. ==> 0XF8006068[15:8] = 0x00000041U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00004100U */
- /* .. .. reg_ddrc_dfi_t_wlmrd = 0x28 */
- /* .. .. ==> 0XF8006068[25:16] = 0x00000028U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00280000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU, 0x00284141U),
- /* .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10 */
- /* .. .. ==> 0XF800606C[7:0] = 0x00000010U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000010U */
- /* .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16 */
- /* .. .. ==> 0XF800606C[15:8] = 0x00000016U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00001600U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU, 0x00001610U),
- /* .. .. reg_ddrc_dfi_t_ctrl_delay = 0x1 */
- /* .. .. ==> 0XF8006078[3:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000001U */
- /* .. .. reg_ddrc_dfi_t_dram_clk_disable = 0x1 */
- /* .. .. ==> 0XF8006078[7:4] = 0x00000001U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000010U */
- /* .. .. reg_ddrc_dfi_t_dram_clk_enable = 0x1 */
- /* .. .. ==> 0XF8006078[11:8] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000100U */
- /* .. .. reg_ddrc_t_cksre = 0x6 */
- /* .. .. ==> 0XF8006078[15:12] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00006000U */
- /* .. .. reg_ddrc_t_cksrx = 0x6 */
- /* .. .. ==> 0XF8006078[19:16] = 0x00000006U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00060000U */
- /* .. .. reg_ddrc_t_ckesr = 0x4 */
- /* .. .. ==> 0XF8006078[25:20] = 0x00000004U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00400000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006078, 0x03FFFFFFU, 0x00466111U),
- /* .. .. reg_ddrc_t_ckpde = 0x2 */
- /* .. .. ==> 0XF800607C[3:0] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000002U */
- /* .. .. reg_ddrc_t_ckpdx = 0x2 */
- /* .. .. ==> 0XF800607C[7:4] = 0x00000002U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000020U */
- /* .. .. reg_ddrc_t_ckdpde = 0x2 */
- /* .. .. ==> 0XF800607C[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. reg_ddrc_t_ckdpdx = 0x2 */
- /* .. .. ==> 0XF800607C[15:12] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00002000U */
- /* .. .. reg_ddrc_t_ckcsx = 0x3 */
- /* .. .. ==> 0XF800607C[19:16] = 0x00000003U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00030000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800607C, 0x000FFFFFU, 0x00032222U),
- /* .. .. reg_ddrc_dis_auto_zq = 0x0 */
- /* .. .. ==> 0XF80060A4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_ddr3 = 0x1 */
- /* .. .. ==> 0XF80060A4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. reg_ddrc_t_mod = 0x200 */
- /* .. .. ==> 0XF80060A4[11:2] = 0x00000200U */
- /* .. .. ==> MASK : 0x00000FFCU VAL : 0x00000800U */
- /* .. .. reg_ddrc_t_zq_long_nop = 0x200 */
- /* .. .. ==> 0XF80060A4[21:12] = 0x00000200U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00200000U */
- /* .. .. reg_ddrc_t_zq_short_nop = 0x40 */
- /* .. .. ==> 0XF80060A4[31:22] = 0x00000040U */
- /* .. .. ==> MASK : 0xFFC00000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU, 0x10200802U),
- /* .. .. t_zq_short_interval_x1024 = 0xc845 */
- /* .. .. ==> 0XF80060A8[19:0] = 0x0000C845U */
- /* .. .. ==> MASK : 0x000FFFFFU VAL : 0x0000C845U */
- /* .. .. dram_rstn_x1024 = 0x67 */
- /* .. .. ==> 0XF80060A8[27:20] = 0x00000067U */
- /* .. .. ==> MASK : 0x0FF00000U VAL : 0x06700000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU, 0x0670C845U),
- /* .. .. deeppowerdown_en = 0x0 */
- /* .. .. ==> 0XF80060AC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. deeppowerdown_to_x1024 = 0xff */
- /* .. .. ==> 0XF80060AC[8:1] = 0x000000FFU */
- /* .. .. ==> MASK : 0x000001FEU VAL : 0x000001FEU */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060AC, 0x000001FFU, 0x000001FEU),
- /* .. .. dfi_wrlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x00000FFFU */
- /* .. .. dfi_rdlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[23:12] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00FFF000U VAL : 0x00FFF000U */
- /* .. .. ddrc_reg_twrlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. ddrc_reg_trdlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dfi_wr_level_en = 0x1 */
- /* .. .. ==> 0XF80060B0[26:26] = 0x00000001U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. reg_ddrc_dfi_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF80060B0[27:27] = 0x00000001U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1 */
- /* .. .. ==> 0XF80060B0[28:28] = 0x00000001U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU, 0x1CFFFFFFU),
- /* .. .. reg_ddrc_skip_ocd = 0x1 */
- /* .. .. ==> 0XF80060B4[9:9] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B4, 0x00000200U, 0x00000200U),
- /* .. .. reg_ddrc_dfi_t_rddata_en = 0x6 */
- /* .. .. ==> 0XF80060B8[4:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_min = 0x3 */
- /* .. .. ==> 0XF80060B8[14:5] = 0x00000003U */
- /* .. .. ==> MASK : 0x00007FE0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40 */
- /* .. .. ==> 0XF80060B8[24:15] = 0x00000040U */
- /* .. .. ==> MASK : 0x01FF8000U VAL : 0x00200000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU, 0x00200066U),
- /* .. .. START: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000003U),
- /* .. .. FINISH: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000000U),
- /* .. .. CORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060C8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. ECC_CORRECTED_BIT_NUM = 0x0 */
- /* .. .. ==> 0XF80060C8[7:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FEU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C8, 0x000000FFU, 0x00000000U),
- /* .. .. UNCORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060DC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060DC, 0x00000001U, 0x00000000U),
- /* .. .. STAT_NUM_CORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[15:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00000000U */
- /* .. .. STAT_NUM_UNCORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[7:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU, 0x00000000U),
- /* .. .. reg_ddrc_ecc_mode = 0x0 */
- /* .. .. ==> 0XF80060F4[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_scrub = 0x1 */
- /* .. .. ==> 0XF80060F4[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F4, 0x0000000FU, 0x00000008U),
- /* .. .. reg_phy_dif_on = 0x0 */
- /* .. .. ==> 0XF8006114[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_dif_off = 0x0 */
- /* .. .. ==> 0XF8006114[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006114, 0x000000FFU, 0x00000000U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006118[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006118[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006118[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006118[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006118, 0x7FFFFFCFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF800611C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF800611C[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF800611C[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF800611C[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800611C, 0x7FFFFFCFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006120[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006120[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006120[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006120[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006120, 0x7FFFFFCFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006124[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006124[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006124[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006124[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006124, 0x7FFFFFCFU, 0x40000001U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF800612C[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8f */
- /* .. .. ==> 0XF800612C[19:10] = 0x0000008FU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00023C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU, 0x00023C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006130[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8a */
- /* .. .. ==> 0XF8006130[19:10] = 0x0000008AU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU, 0x00022800U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006134[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8b */
- /* .. .. ==> 0XF8006134[19:10] = 0x0000008BU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU, 0x00022C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006138[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x92 */
- /* .. .. ==> 0XF8006138[19:10] = 0x00000092U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00024800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU, 0x00024800U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006140[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006140[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006140[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006144[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006144[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006144[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006148[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006148[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006148[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF800614C[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800614C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800614C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x77 */
- /* .. .. ==> 0XF8006154[9:0] = 0x00000077U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000077U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006154[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006154[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU, 0x00000077U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF8006158[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006158[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006158[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF800615C[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800615C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800615C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x75 */
- /* .. .. ==> 0XF8006160[9:0] = 0x00000075U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000075U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006160[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006160[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU, 0x00000075U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe4 */
- /* .. .. ==> 0XF8006168[10:0] = 0x000000E4U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E4U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006168[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006168[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU, 0x000000E4U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xdf */
- /* .. .. ==> 0XF800616C[10:0] = 0x000000DFU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000DFU */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF800616C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF800616C[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU, 0x000000DFU),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe0 */
- /* .. .. ==> 0XF8006170[10:0] = 0x000000E0U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E0U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006170[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006170[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU, 0x000000E0U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe7 */
- /* .. .. ==> 0XF8006174[10:0] = 0x000000E7U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E7U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006174[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006174[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU, 0x000000E7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb7 */
- /* .. .. ==> 0XF800617C[9:0] = 0x000000B7U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B7U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF800617C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF800617C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU, 0x000000B7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006180[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006180[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006180[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006184[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006184[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006184[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb5 */
- /* .. .. ==> 0XF8006188[9:0] = 0x000000B5U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B5U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006188[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006188[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU, 0x000000B5U),
- /* .. .. reg_phy_bl2 = 0x0 */
- /* .. .. ==> 0XF8006190[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_at_spd_atpg = 0x0 */
- /* .. .. ==> 0XF8006190[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_enable = 0x0 */
- /* .. .. ==> 0XF8006190[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_force_err = 0x0 */
- /* .. .. ==> 0XF8006190[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_mode = 0x0 */
- /* .. .. ==> 0XF8006190[6:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. .. reg_phy_invert_clkout = 0x1 */
- /* .. .. ==> 0XF8006190[7:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. .. reg_phy_sel_logic = 0x0 */
- /* .. .. ==> 0XF8006190[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_ratio = 0x100 */
- /* .. .. ==> 0XF8006190[19:10] = 0x00000100U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00040000U */
- /* .. .. reg_phy_ctrl_slave_force = 0x0 */
- /* .. .. ==> 0XF8006190[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006190[27:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x0FE00000U VAL : 0x00000000U */
- /* .. .. reg_phy_lpddr = 0x0 */
- /* .. .. ==> 0XF8006190[29:29] = 0x00000000U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. .. reg_phy_cmd_latency = 0x0 */
- /* .. .. ==> 0XF8006190[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006190, 0x6FFFFEFEU, 0x00040080U),
- /* .. .. reg_phy_wr_rl_delay = 0x2 */
- /* .. .. ==> 0XF8006194[4:0] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000002U */
- /* .. .. reg_phy_rd_rl_delay = 0x4 */
- /* .. .. ==> 0XF8006194[9:5] = 0x00000004U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x00000080U */
- /* .. .. reg_phy_dll_lock_diff = 0xf */
- /* .. .. ==> 0XF8006194[13:10] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00003C00U VAL : 0x00003C00U */
- /* .. .. reg_phy_use_wr_level = 0x1 */
- /* .. .. ==> 0XF8006194[14:14] = 0x00000001U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00004000U */
- /* .. .. reg_phy_use_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF8006194[15:15] = 0x00000001U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00008000U */
- /* .. .. reg_phy_use_rd_data_eye_level = 0x1 */
- /* .. .. ==> 0XF8006194[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_dis_calib_rst = 0x0 */
- /* .. .. ==> 0XF8006194[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006194[19:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU, 0x0001FC82U),
- /* .. .. reg_arb_page_addr_mask = 0x0 */
- /* .. .. ==> 0XF8006204[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006208[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006208, 0x000703FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF800620C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800620C, 0x000703FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006210[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006210, 0x000703FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006214[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006214, 0x000703FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006218[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006218, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF800621C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800621C, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006220[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006220, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006224[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006224, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_ddrc_lpddr2 = 0x0 */
- /* .. .. ==> 0XF80062A8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_derate_enable = 0x0 */
- /* .. .. ==> 0XF80062A8[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr4_margin = 0x0 */
- /* .. .. ==> 0XF80062A8[11:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062A8, 0x00000FF5U, 0x00000000U),
- /* .. .. reg_ddrc_mr4_read_interval = 0x0 */
- /* .. .. ==> 0XF80062AC[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_ddrc_min_stable_clock_x1 = 0x5 */
- /* .. .. ==> 0XF80062B0[3:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_idle_after_reset_x32 = 0x12 */
- /* .. .. ==> 0XF80062B0[11:4] = 0x00000012U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000120U */
- /* .. .. reg_ddrc_t_mrw = 0x5 */
- /* .. .. ==> 0XF80062B0[21:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU, 0x00005125U),
- /* .. .. reg_ddrc_max_auto_init_x1024 = 0xa6 */
- /* .. .. ==> 0XF80062B4[7:0] = 0x000000A6U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x000000A6U */
- /* .. .. reg_ddrc_dev_zqinit_x32 = 0x12 */
- /* .. .. ==> 0XF80062B4[17:8] = 0x00000012U */
- /* .. .. ==> MASK : 0x0003FF00U VAL : 0x00001200U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU, 0x000012A6U),
- /* .. .. START: POLL ON DCI STATUS */
- /* .. .. DONE = 1 */
- /* .. .. ==> 0XF8000B74[13:13] = 0x00000001U */
- /* .. .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
- /* .. .. FINISH: POLL ON DCI STATUS */
- /* .. .. START: UNLOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0x1 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000081U),
- /* .. .. FINISH: UNLOCK DDR */
- /* .. .. START: CHECK DDR STATUS */
- /* .. .. ddrc_reg_operating_mode = 1 */
- /* .. .. ==> 0XF8006054[2:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8006054, 0x00000007U),
- /* .. .. FINISH: CHECK DDR STATUS */
- /* .. FINISH: DDR INITIALIZATION */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_mio_init_data_3_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: OCM REMAPPING */
- /* .. VREF_EN = 0x1 */
- /* .. ==> 0XF8000B00[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. VREF_SEL = 0x0 */
- /* .. ==> 0XF8000B00[6:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B00, 0x00000071U, 0x00000001U),
- /* .. FINISH: OCM REMAPPING */
- /* .. START: DDRIOB SETTINGS */
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B40[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B40[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B40[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCI_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B40[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B40[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU, 0x00000600U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B44[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B44[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B44[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCI_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B44[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B44[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU, 0x00000600U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B48[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B48[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B48[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B48[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCI_TYPE = 0x3 */
- /* .. ==> 0XF8000B48[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B48[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B48[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU, 0x00000672U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B4C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B4C[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B4C[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B4C[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCI_TYPE = 0x3 */
- /* .. ==> 0XF8000B4C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B4C[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B4C[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU, 0x00000672U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B50[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B50[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B50[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B50[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCI_TYPE = 0x3 */
- /* .. ==> 0XF8000B50[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B50[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B50[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU, 0x00000674U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B54[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B54[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B54[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B54[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCI_TYPE = 0x3 */
- /* .. ==> 0XF8000B54[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B54[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B54[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU, 0x00000674U),
- /* .. reserved_INP_POWER = 0x0 */
- /* .. ==> 0XF8000B58[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE_B = 0x0 */
- /* .. ==> 0XF8000B58[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B58[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCI_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B58[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B58[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU, 0x00000600U),
- /* .. reserved_DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B5C[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. reserved_DRIVE_N = 0xc */
- /* .. ==> 0XF8000B5C[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. reserved_SLEW_P = 0x3 */
- /* .. ==> 0XF8000B5C[18:14] = 0x00000003U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x0000C000U */
- /* .. reserved_SLEW_N = 0x3 */
- /* .. ==> 0XF8000B5C[23:19] = 0x00000003U */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00180000U */
- /* .. reserved_GTL = 0x0 */
- /* .. ==> 0XF8000B5C[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. reserved_RTERM = 0x0 */
- /* .. ==> 0XF8000B5C[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU, 0x0018C61CU),
- /* .. reserved_DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B60[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. reserved_DRIVE_N = 0xc */
- /* .. ==> 0XF8000B60[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. reserved_SLEW_P = 0x6 */
- /* .. ==> 0XF8000B60[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. reserved_SLEW_N = 0x1f */
- /* .. ==> 0XF8000B60[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. reserved_GTL = 0x0 */
- /* .. ==> 0XF8000B60[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. reserved_RTERM = 0x0 */
- /* .. ==> 0XF8000B60[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. reserved_DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B64[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. reserved_DRIVE_N = 0xc */
- /* .. ==> 0XF8000B64[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. reserved_SLEW_P = 0x6 */
- /* .. ==> 0XF8000B64[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. reserved_SLEW_N = 0x1f */
- /* .. ==> 0XF8000B64[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. reserved_GTL = 0x0 */
- /* .. ==> 0XF8000B64[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. reserved_RTERM = 0x0 */
- /* .. ==> 0XF8000B64[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. reserved_DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B68[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. reserved_DRIVE_N = 0xc */
- /* .. ==> 0XF8000B68[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. reserved_SLEW_P = 0x6 */
- /* .. ==> 0XF8000B68[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. reserved_SLEW_N = 0x1f */
- /* .. ==> 0XF8000B68[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. reserved_GTL = 0x0 */
- /* .. ==> 0XF8000B68[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. reserved_RTERM = 0x0 */
- /* .. ==> 0XF8000B68[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. VREF_INT_EN = 0x0 */
- /* .. ==> 0XF8000B6C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. VREF_SEL = 0x0 */
- /* .. ==> 0XF8000B6C[4:1] = 0x00000000U */
- /* .. ==> MASK : 0x0000001EU VAL : 0x00000000U */
- /* .. VREF_EXT_EN = 0x3 */
- /* .. ==> 0XF8000B6C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. reserved_VREF_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[8:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. REFIO_EN = 0x1 */
- /* .. ==> 0XF8000B6C[9:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. reserved_REFIO_TEST = 0x0 */
- /* .. ==> 0XF8000B6C[11:10] = 0x00000000U */
- /* .. ==> MASK : 0x00000C00U VAL : 0x00000000U */
- /* .. reserved_REFIO_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. reserved_DRST_B_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. reserved_CKE_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[14:14] = 0x00000000U */
- /* .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU, 0x00000260U),
- /* .. .. START: ASSERT RESET */
- /* .. .. RESET = 1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000001U, 0x00000001U),
- /* .. .. FINISH: ASSERT RESET */
- /* .. .. START: DEASSERT RESET */
- /* .. .. RESET = 0 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reserved_VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000021U, 0x00000020U),
- /* .. .. FINISH: DEASSERT RESET */
- /* .. .. RESET = 0x1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. ENABLE = 0x1 */
- /* .. .. ==> 0XF8000B70[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. reserved_VRP_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reserved_VRN_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reserved_VRP_OUT = 0x0 */
- /* .. .. ==> 0XF8000B70[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reserved_VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. NREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[7:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000C0U VAL : 0x00000000U */
- /* .. .. NREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[10:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000700U VAL : 0x00000000U */
- /* .. .. NREF_OPT4 = 0x1 */
- /* .. .. ==> 0XF8000B70[13:11] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00000800U */
- /* .. .. PREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[15:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000C000U VAL : 0x00000000U */
- /* .. .. PREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[19:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x000E0000U VAL : 0x00000000U */
- /* .. .. UPDATE_CONTROL = 0x0 */
- /* .. .. ==> 0XF8000B70[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. reserved_INIT_COMPLETE = 0x0 */
- /* .. .. ==> 0XF8000B70[21:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. .. reserved_TST_CLK = 0x0 */
- /* .. .. ==> 0XF8000B70[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. reserved_TST_HLN = 0x0 */
- /* .. .. ==> 0XF8000B70[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. reserved_TST_HLP = 0x0 */
- /* .. .. ==> 0XF8000B70[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. reserved_TST_RST = 0x0 */
- /* .. .. ==> 0XF8000B70[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reserved_INT_DCI_EN = 0x0 */
- /* .. .. ==> 0XF8000B70[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x07FEFFFFU, 0x00000823U),
- /* .. FINISH: DDRIOB SETTINGS */
- /* .. START: MIO PROGRAMMING */
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000700[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000700[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000700[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000700[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000700[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000700[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000700[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000700[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000700[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000700, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000704[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000704[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000704[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000704[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000704[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000704[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000704[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000704[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000704[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000704, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000708[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000708[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000708[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000708[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000708[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000708[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000708[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000708[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000708[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000708, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800070C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800070C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800070C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800070C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800070C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800070C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800070C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800070C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800070C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800070C, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000710[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000710[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000710[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000710[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000710[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000710[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000710[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000710[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000710[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000710, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000714[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000714[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000714[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000714[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000714[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000714[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000714[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000714[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000714[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000714, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000718[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000718[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000718[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000718[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000718[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000718[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000718[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000718[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000718[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000718, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800071C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800071C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800071C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800071C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800071C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800071C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800071C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800071C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800071C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800071C, 0x00003FFFU, 0x00000600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000720[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000720[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000720[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000720[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000720[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000720[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000720[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000720[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000720[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000720, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000724[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000724[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000724[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000724[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000724[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000724[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000724[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000724[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000724[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000724, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000728[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000728[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000728[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000728[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000728[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000728[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000728[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000728[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000728[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000728, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800072C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800072C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800072C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800072C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800072C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800072C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800072C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800072C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800072C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800072C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000730[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000730[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000730[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000730[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000730[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000730[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000730[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000730[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000730[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000730, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000734[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000734[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000734[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000734[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000734[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000734[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000734[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000734[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000734[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000734, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000738[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000738[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000738[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000738[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000738[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000738[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000738[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000738[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000738[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000738, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800073C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800073C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800073C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800073C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800073C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800073C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800073C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800073C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800073C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800073C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000740[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000740[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000740[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000740[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000740[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000740[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000740[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000740[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000740[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000740, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000744[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000744[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000744[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000744[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000744[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000744[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000744[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000744[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000744[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000744, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000748[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000748[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000748[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000748[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000748[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000748[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000748[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000748[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000748[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000748, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800074C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800074C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800074C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800074C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800074C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800074C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800074C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800074C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF800074C[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF800074C, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000750[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000750[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000750[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000750[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000750[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000750[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000750[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000750[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000750[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000750, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000754[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000754[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000754[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000754[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000754[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000754[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000754[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000754[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000754[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000754, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000758[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000758[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000758[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000758[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000758[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000758[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000758[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000758[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000758[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000758, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800075C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800075C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800075C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800075C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800075C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800075C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800075C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800075C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800075C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800075C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000760[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000760[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000760[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000760[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000760[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000760[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000760[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000760[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000760[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000760, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000764[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000764[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000764[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000764[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000764[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000764[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000764[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000764[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000764[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000764, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000768[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000768[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000768[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000768[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000768[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000768[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000768[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000768[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000768[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000768, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800076C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800076C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800076C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800076C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800076C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800076C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800076C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800076C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800076C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800076C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000770[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000770[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000770[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000770[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000770[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000770[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000770[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000770[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000770[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000770, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000774[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000774[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000774[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000774[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000774[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000774[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000774[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000774[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000774[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000774, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000778[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000778[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000778[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000778[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000778[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000778[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000778[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000778[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000778[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000778, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800077C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800077C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800077C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800077C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800077C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800077C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800077C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800077C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800077C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800077C, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000780[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000780[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000780[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000780[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000780[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000780[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000780[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000780[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000780[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000780, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000784[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000784[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000784[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000784[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000784[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000784[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000784[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000784[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000784[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000784, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000788[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000788[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000788[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000788[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000788[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000788[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000788[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000788[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000788[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000788, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800078C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800078C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800078C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800078C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800078C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800078C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800078C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800078C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800078C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800078C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000790[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000790[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000790[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000790[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000790[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000790[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000790[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000790[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000790[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000790, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000794[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000794[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000794[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000794[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000794[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000794[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000794[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000794[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000794[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000794, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000798[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000798[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000798[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000798[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000798[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000798[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000798[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000798[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000798[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000798, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800079C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800079C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800079C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800079C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800079C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800079C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800079C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800079C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800079C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800079C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A8[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A8[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007AC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007AC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007AC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007AC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007AC[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007AC[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007AC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007AC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007AC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007B8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007B8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF80007B8[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B8, 0x00003FFFU, 0x00001200U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007BC[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007BC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007BC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007BC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007BC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007BC, 0x00003F01U, 0x00000201U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C0[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU, 0x000002E0U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007C4[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C4[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU, 0x000002E1U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007C8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007CC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007CC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007CC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007CC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007CC[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007CC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007CC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007CC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007CC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU, 0x00000280U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU, 0x00000280U),
- /* .. SDIO0_WP_SEL = 55 */
- /* .. ==> 0XF8000830[5:0] = 0x00000037U */
- /* .. ==> MASK : 0x0000003FU VAL : 0x00000037U */
- /* .. SDIO0_CD_SEL = 47 */
- /* .. ==> 0XF8000830[21:16] = 0x0000002FU */
- /* .. ==> MASK : 0x003F0000U VAL : 0x002F0000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000830, 0x003F003FU, 0x002F0037U),
- /* .. FINISH: MIO PROGRAMMING */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_peripherals_init_data_3_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000180U, 0x00000180U),
- /* .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* .. START: SRAM/NOR SET OPMODE */
- /* .. FINISH: SRAM/NOR SET OPMODE */
- /* .. START: QSPI REGISTERS */
- /* .. Holdb_dr = 1 */
- /* .. ==> 0XE000D000[19:19] = 0x00000001U */
- /* .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. */
- EMIT_MASKWRITE(0XE000D000, 0x00080000U, 0x00080000U),
- /* .. FINISH: QSPI REGISTERS */
- /* .. START: PL POWER ON RESET REGISTERS */
- /* .. PCFG_POR_CNT_4K = 0 */
- /* .. ==> 0XF8007000[29:29] = 0x00000000U */
- /* .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8007000, 0x20000000U, 0x00000000U),
- /* .. FINISH: PL POWER ON RESET REGISTERS */
- /* .. START: SMC TIMING CALCULATION REGISTER UPDATE */
- /* .. .. START: NAND SET CYCLE */
- /* .. .. FINISH: NAND SET CYCLE */
- /* .. .. START: OPMODE */
- /* .. .. FINISH: OPMODE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: SRAM/NOR CS0 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS0 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS0 BASE ADDRESS */
- /* .. .. FINISH: NOR CS0 BASE ADDRESS */
- /* .. .. START: SRAM/NOR CS1 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS1 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS1 BASE ADDRESS */
- /* .. .. FINISH: NOR CS1 BASE ADDRESS */
- /* .. .. START: USB RESET */
- /* .. .. .. START: USB0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. DIRECTION_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A244[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A244, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. OP_ENABLE_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A248[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A248, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x0 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00000000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF0000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB0 RESET */
- /* .. .. .. START: USB1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB1 RESET */
- /* .. .. FINISH: USB RESET */
- /* .. .. START: ENET RESET */
- /* .. .. .. START: ENET0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET0 RESET */
- /* .. .. .. START: ENET1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET1 RESET */
- /* .. .. FINISH: ENET RESET */
- /* .. .. START: I2C RESET */
- /* .. .. .. START: I2C0 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C0 RESET */
- /* .. .. .. START: I2C1 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C1 RESET */
- /* .. .. FINISH: I2C RESET */
- /* .. .. START: NOR CHIP SELECT */
- /* .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. FINISH: NOR CHIP SELECT */
- /* .. FINISH: SMC TIMING CALCULATION REGISTER UPDATE */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_post_config_3_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: ENABLING LEVEL SHIFTER */
- /* .. USER_LVL_INP_EN_0 = 1 */
- /* .. ==> 0XF8000900[3:3] = 0x00000001U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. USER_LVL_OUT_EN_0 = 1 */
- /* .. ==> 0XF8000900[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. USER_LVL_INP_EN_1 = 1 */
- /* .. ==> 0XF8000900[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. USER_LVL_OUT_EN_1 = 1 */
- /* .. ==> 0XF8000900[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. */
- EMIT_MASKWRITE(0XF8000900, 0x0000000FU, 0x0000000FU),
- /* .. FINISH: ENABLING LEVEL SHIFTER */
- /* .. START: FPGA RESETS TO 0 */
- /* .. reserved_3 = 0 */
- /* .. ==> 0XF8000240[31:25] = 0x00000000U */
- /* .. ==> MASK : 0xFE000000U VAL : 0x00000000U */
- /* .. reserved_FPGA_ACP_RST = 0 */
- /* .. ==> 0XF8000240[24:24] = 0x00000000U */
- /* .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. reserved_FPGA_AXDS3_RST = 0 */
- /* .. ==> 0XF8000240[23:23] = 0x00000000U */
- /* .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. reserved_FPGA_AXDS2_RST = 0 */
- /* .. ==> 0XF8000240[22:22] = 0x00000000U */
- /* .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. reserved_FPGA_AXDS1_RST = 0 */
- /* .. ==> 0XF8000240[21:21] = 0x00000000U */
- /* .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. reserved_FPGA_AXDS0_RST = 0 */
- /* .. ==> 0XF8000240[20:20] = 0x00000000U */
- /* .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. reserved_2 = 0 */
- /* .. ==> 0XF8000240[19:18] = 0x00000000U */
- /* .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. reserved_FSSW1_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[17:17] = 0x00000000U */
- /* .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. reserved_FSSW0_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[16:16] = 0x00000000U */
- /* .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. reserved_1 = 0 */
- /* .. ==> 0XF8000240[15:14] = 0x00000000U */
- /* .. ==> MASK : 0x0000C000U VAL : 0x00000000U */
- /* .. reserved_FPGA_FMSW1_RST = 0 */
- /* .. ==> 0XF8000240[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. reserved_FPGA_FMSW0_RST = 0 */
- /* .. ==> 0XF8000240[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. reserved_FPGA_DMA3_RST = 0 */
- /* .. ==> 0XF8000240[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. reserved_FPGA_DMA2_RST = 0 */
- /* .. ==> 0XF8000240[10:10] = 0x00000000U */
- /* .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. reserved_FPGA_DMA1_RST = 0 */
- /* .. ==> 0XF8000240[9:9] = 0x00000000U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. reserved_FPGA_DMA0_RST = 0 */
- /* .. ==> 0XF8000240[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. reserved = 0 */
- /* .. ==> 0XF8000240[7:4] = 0x00000000U */
- /* .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. FPGA3_OUT_RST = 0 */
- /* .. ==> 0XF8000240[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. FPGA2_OUT_RST = 0 */
- /* .. ==> 0XF8000240[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. FPGA1_OUT_RST = 0 */
- /* .. ==> 0XF8000240[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. FPGA0_OUT_RST = 0 */
- /* .. ==> 0XF8000240[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU, 0x00000000U),
- /* .. FINISH: FPGA RESETS TO 0 */
- /* .. START: AFI REGISTERS */
- /* .. .. START: AFI0 REGISTERS */
- /* .. .. FINISH: AFI0 REGISTERS */
- /* .. .. START: AFI1 REGISTERS */
- /* .. .. FINISH: AFI1 REGISTERS */
- /* .. .. START: AFI2 REGISTERS */
- /* .. .. FINISH: AFI2 REGISTERS */
- /* .. .. START: AFI3 REGISTERS */
- /* .. .. FINISH: AFI3 REGISTERS */
- /* .. .. START: AFI2 SECURE REGISTER */
- /* .. .. FINISH: AFI2 SECURE REGISTER */
- /* .. FINISH: AFI REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_pll_init_data_2_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: PLL SLCR REGISTERS */
- /* .. .. START: ARM PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000110[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000110[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x177 */
- /* .. .. ==> 0XF8000110[21:12] = 0x00000177U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00177000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U, 0x001772C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x1a */
- /* .. .. .. ==> 0XF8000100[18:12] = 0x0000001AU */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x0001A000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x0007F000U, 0x0001A000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. ARM_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000001U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. SRCSEL = 0x0 */
- /* .. .. .. ==> 0XF8000120[5:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. .. DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000120[13:8] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x00003F00U VAL : 0x00000200U */
- /* .. .. .. CPU_6OR4XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[24:24] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. .. CPU_3OR2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[25:25] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x02000000U VAL : 0x02000000U */
- /* .. .. .. CPU_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[26:26] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. .. CPU_1XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[27:27] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. .. CPU_PERI_CLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[28:28] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000120, 0x1F003F30U, 0x1F000200U),
- /* .. .. FINISH: ARM PLL INIT */
- /* .. .. START: DDR PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000114[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000114[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1db */
- /* .. .. ==> 0XF8000114[21:12] = 0x000001DBU */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001DB000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U, 0x001DB2C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x15 */
- /* .. .. .. ==> 0XF8000104[18:12] = 0x00000015U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00015000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x0007F000U, 0x00015000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. DDR_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000002U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. DDR_3XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. DDR_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. DDR_3XCLK_DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000124[25:20] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. .. .. DDR_2XCLK_DIVISOR = 0x3 */
- /* .. .. .. ==> 0XF8000124[31:26] = 0x00000003U */
- /* .. .. .. ==> MASK : 0xFC000000U VAL : 0x0C000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000124, 0xFFF00003U, 0x0C200003U),
- /* .. .. FINISH: DDR PLL INIT */
- /* .. .. START: IO PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000118[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000118[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1f4 */
- /* .. .. ==> 0XF8000118[21:12] = 0x000001F4U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001F4000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U, 0x001F42C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x14 */
- /* .. .. .. ==> 0XF8000108[18:12] = 0x00000014U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00014000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x0007F000U, 0x00014000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. IO_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[2:2] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000004U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. FINISH: IO PLL INIT */
- /* .. FINISH: PLL SLCR REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_clock_init_data_2_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: CLOCK CONTROL SLCR REGISTERS */
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000128[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. DIVISOR0 = 0x34 */
- /* .. ==> 0XF8000128[13:8] = 0x00000034U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00003400U */
- /* .. DIVISOR1 = 0x2 */
- /* .. ==> 0XF8000128[25:20] = 0x00000002U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000128, 0x03F03F01U, 0x00203401U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000138[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000138[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000138, 0x00000011U, 0x00000001U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000140[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000140[6:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. DIVISOR = 0x8 */
- /* .. ==> 0XF8000140[13:8] = 0x00000008U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000800U */
- /* .. DIVISOR1 = 0x1 */
- /* .. ==> 0XF8000140[25:20] = 0x00000001U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000140, 0x03F03F71U, 0x00100801U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF800014C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF800014C[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x5 */
- /* .. ==> 0XF800014C[13:8] = 0x00000005U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. */
- EMIT_MASKWRITE(0XF800014C, 0x00003F31U, 0x00000501U),
- /* .. CLKACT0 = 0x1 */
- /* .. ==> 0XF8000150[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. CLKACT1 = 0x0 */
- /* .. ==> 0XF8000150[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000150[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x14 */
- /* .. ==> 0XF8000150[13:8] = 0x00000014U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. */
- EMIT_MASKWRITE(0XF8000150, 0x00003F33U, 0x00001401U),
- /* .. CLKACT0 = 0x0 */
- /* .. ==> 0XF8000154[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. CLKACT1 = 0x1 */
- /* .. ==> 0XF8000154[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000154[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0xa */
- /* .. ==> 0XF8000154[13:8] = 0x0000000AU */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. */
- EMIT_MASKWRITE(0XF8000154, 0x00003F33U, 0x00000A02U),
- /* .. .. START: TRACE CLOCK */
- /* .. .. FINISH: TRACE CLOCK */
- /* .. .. CLKACT = 0x1 */
- /* .. .. ==> 0XF8000168[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000168[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR = 0x5 */
- /* .. .. ==> 0XF8000168[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000168, 0x00003F31U, 0x00000501U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000170[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0xa */
- /* .. .. ==> 0XF8000170[13:8] = 0x0000000AU */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000170[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000170, 0x03F03F30U, 0x00100A00U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000180[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x7 */
- /* .. .. ==> 0XF8000180[13:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000700U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000180[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000180, 0x03F03F30U, 0x00100700U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000190[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x5 */
- /* .. .. ==> 0XF8000190[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000190[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000190, 0x03F03F30U, 0x00100500U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF80001A0[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x14 */
- /* .. .. ==> 0XF80001A0[13:8] = 0x00000014U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF80001A0[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U, 0x00101400U),
- /* .. .. CLK_621_TRUE = 0x1 */
- /* .. .. ==> 0XF80001C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001C4, 0x00000001U, 0x00000001U),
- /* .. .. DMA_CPU_2XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. USB0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[2:2] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. USB1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. GEM0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[6:6] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000040U */
- /* .. .. GEM1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. SDI0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[10:10] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000400U */
- /* .. .. SDI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. SPI0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. SPI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. CAN0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. CAN1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. I2C0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[18:18] = 0x00000001U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00040000U */
- /* .. .. I2C1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. UART0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. UART1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[21:21] = 0x00000001U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00200000U */
- /* .. .. GPIO_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[22:22] = 0x00000001U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00400000U */
- /* .. .. LQSPI_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[23:23] = 0x00000001U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00800000U */
- /* .. .. SMC_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[24:24] = 0x00000001U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU, 0x01EC044DU),
- /* .. FINISH: CLOCK CONTROL SLCR REGISTERS */
- /* .. START: THIS SHOULD BE BLANK */
- /* .. FINISH: THIS SHOULD BE BLANK */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_ddr_init_data_2_0[] = {
- /* START: top */
- /* .. START: DDR INITIALIZATION */
- /* .. .. START: LOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 0x1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000080U),
- /* .. .. FINISH: LOCK DDR */
- /* .. .. reg_ddrc_t_rfc_nom_x32 = 0x7f */
- /* .. .. ==> 0XF8006004[11:0] = 0x0000007FU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x0000007FU */
- /* .. .. reg_ddrc_active_ranks = 0x1 */
- /* .. .. ==> 0XF8006004[13:12] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00001000U */
- /* .. .. reg_ddrc_addrmap_cs_bit0 = 0x0 */
- /* .. .. ==> 0XF8006004[18:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0007C000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_wr_odt_block = 0x1 */
- /* .. .. ==> 0XF8006004[20:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00180000U VAL : 0x00080000U */
- /* .. .. reg_ddrc_diff_rank_rd_2cycle_gap = 0x0 */
- /* .. .. ==> 0XF8006004[21:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_cs_bit1 = 0x0 */
- /* .. .. ==> 0XF8006004[26:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x07C00000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_open_bank = 0x0 */
- /* .. .. ==> 0XF8006004[27:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_4bank_ram = 0x0 */
- /* .. .. ==> 0XF8006004[28:28] = 0x00000000U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006004, 0x1FFFFFFFU, 0x0008107FU),
- /* .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf */
- /* .. .. ==> 0XF8006008[10:0] = 0x0000000FU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x0000000FU */
- /* .. .. reg_ddrc_hpr_max_starve_x32 = 0xf */
- /* .. .. ==> 0XF8006008[21:11] = 0x0000000FU */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00007800U */
- /* .. .. reg_ddrc_hpr_xact_run_length = 0xf */
- /* .. .. ==> 0XF8006008[25:22] = 0x0000000FU */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x03C00000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU, 0x03C0780FU),
- /* .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF800600C[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_lpr_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF800600C[21:11] = 0x00000002U */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00001000U */
- /* .. .. reg_ddrc_lpr_xact_run_length = 0x8 */
- /* .. .. ==> 0XF800600C[25:22] = 0x00000008U */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x02000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU, 0x02001001U),
- /* .. .. reg_ddrc_w_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF8006010[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_w_xact_run_length = 0x8 */
- /* .. .. ==> 0XF8006010[14:11] = 0x00000008U */
- /* .. .. ==> MASK : 0x00007800U VAL : 0x00004000U */
- /* .. .. reg_ddrc_w_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF8006010[25:15] = 0x00000002U */
- /* .. .. ==> MASK : 0x03FF8000U VAL : 0x00010000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU, 0x00014001U),
- /* .. .. reg_ddrc_t_rc = 0x1a */
- /* .. .. ==> 0XF8006014[5:0] = 0x0000001AU */
- /* .. .. ==> MASK : 0x0000003FU VAL : 0x0000001AU */
- /* .. .. reg_ddrc_t_rfc_min = 0x54 */
- /* .. .. ==> 0XF8006014[13:6] = 0x00000054U */
- /* .. .. ==> MASK : 0x00003FC0U VAL : 0x00001500U */
- /* .. .. reg_ddrc_post_selfref_gap_x32 = 0x10 */
- /* .. .. ==> 0XF8006014[20:14] = 0x00000010U */
- /* .. .. ==> MASK : 0x001FC000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU, 0x0004151AU),
- /* .. .. reg_ddrc_wr2pre = 0x12 */
- /* .. .. ==> 0XF8006018[4:0] = 0x00000012U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000012U */
- /* .. .. reg_ddrc_powerdown_to_x32 = 0x6 */
- /* .. .. ==> 0XF8006018[9:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_t_faw = 0x15 */
- /* .. .. ==> 0XF8006018[15:10] = 0x00000015U */
- /* .. .. ==> MASK : 0x0000FC00U VAL : 0x00005400U */
- /* .. .. reg_ddrc_t_ras_max = 0x23 */
- /* .. .. ==> 0XF8006018[21:16] = 0x00000023U */
- /* .. .. ==> MASK : 0x003F0000U VAL : 0x00230000U */
- /* .. .. reg_ddrc_t_ras_min = 0x13 */
- /* .. .. ==> 0XF8006018[26:22] = 0x00000013U */
- /* .. .. ==> MASK : 0x07C00000U VAL : 0x04C00000U */
- /* .. .. reg_ddrc_t_cke = 0x4 */
- /* .. .. ==> 0XF8006018[31:28] = 0x00000004U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU, 0x44E354D2U),
- /* .. .. reg_ddrc_write_latency = 0x5 */
- /* .. .. ==> 0XF800601C[4:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_rd2wr = 0x7 */
- /* .. .. ==> 0XF800601C[9:5] = 0x00000007U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000E0U */
- /* .. .. reg_ddrc_wr2rd = 0xe */
- /* .. .. ==> 0XF800601C[14:10] = 0x0000000EU */
- /* .. .. ==> MASK : 0x00007C00U VAL : 0x00003800U */
- /* .. .. reg_ddrc_t_xp = 0x4 */
- /* .. .. ==> 0XF800601C[19:15] = 0x00000004U */
- /* .. .. ==> MASK : 0x000F8000U VAL : 0x00020000U */
- /* .. .. reg_ddrc_pad_pd = 0x0 */
- /* .. .. ==> 0XF800601C[22:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00700000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd2pre = 0x4 */
- /* .. .. ==> 0XF800601C[27:23] = 0x00000004U */
- /* .. .. ==> MASK : 0x0F800000U VAL : 0x02000000U */
- /* .. .. reg_ddrc_t_rcd = 0x7 */
- /* .. .. ==> 0XF800601C[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU, 0x720238E5U),
- /* .. .. reg_ddrc_t_ccd = 0x4 */
- /* .. .. ==> 0XF8006020[4:2] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000001CU VAL : 0x00000010U */
- /* .. .. reg_ddrc_t_rrd = 0x6 */
- /* .. .. ==> 0XF8006020[7:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_refresh_margin = 0x2 */
- /* .. .. ==> 0XF8006020[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. reg_ddrc_t_rp = 0x7 */
- /* .. .. ==> 0XF8006020[15:12] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00007000U */
- /* .. .. reg_ddrc_refresh_to_x32 = 0x8 */
- /* .. .. ==> 0XF8006020[20:16] = 0x00000008U */
- /* .. .. ==> MASK : 0x001F0000U VAL : 0x00080000U */
- /* .. .. reg_ddrc_sdram = 0x1 */
- /* .. .. ==> 0XF8006020[21:21] = 0x00000001U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00200000U */
- /* .. .. reg_ddrc_mobile = 0x0 */
- /* .. .. ==> 0XF8006020[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_clock_stop_en = 0x0 */
- /* .. .. ==> 0XF8006020[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_read_latency = 0x7 */
- /* .. .. ==> 0XF8006020[28:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x1F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_mode_ddr1_ddr2 = 0x1 */
- /* .. .. ==> 0XF8006020[29:29] = 0x00000001U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x20000000U */
- /* .. .. reg_ddrc_dis_pad_pd = 0x0 */
- /* .. .. ==> 0XF8006020[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_loopback = 0x0 */
- /* .. .. ==> 0XF8006020[31:31] = 0x00000000U */
- /* .. .. ==> MASK : 0x80000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006020, 0xFFFFFFFCU, 0x272872D0U),
- /* .. .. reg_ddrc_en_2t_timing_mode = 0x0 */
- /* .. .. ==> 0XF8006024[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_prefer_write = 0x0 */
- /* .. .. ==> 0XF8006024[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_max_rank_rd = 0xf */
- /* .. .. ==> 0XF8006024[5:2] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0000003CU VAL : 0x0000003CU */
- /* .. .. reg_ddrc_mr_wr = 0x0 */
- /* .. .. ==> 0XF8006024[6:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_addr = 0x0 */
- /* .. .. ==> 0XF8006024[8:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_data = 0x0 */
- /* .. .. ==> 0XF8006024[24:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x01FFFE00U VAL : 0x00000000U */
- /* .. .. ddrc_reg_mr_wr_busy = 0x0 */
- /* .. .. ==> 0XF8006024[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_type = 0x0 */
- /* .. .. ==> 0XF8006024[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_rdata_valid = 0x0 */
- /* .. .. ==> 0XF8006024[27:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006024, 0x0FFFFFFFU, 0x0000003CU),
- /* .. .. reg_ddrc_final_wait_x32 = 0x7 */
- /* .. .. ==> 0XF8006028[6:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000007FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_pre_ocd_x32 = 0x0 */
- /* .. .. ==> 0XF8006028[10:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000780U VAL : 0x00000000U */
- /* .. .. reg_ddrc_t_mrd = 0x4 */
- /* .. .. ==> 0XF8006028[13:11] = 0x00000004U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006028, 0x00003FFFU, 0x00002007U),
- /* .. .. reg_ddrc_emr2 = 0x8 */
- /* .. .. ==> 0XF800602C[15:0] = 0x00000008U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000008U */
- /* .. .. reg_ddrc_emr3 = 0x0 */
- /* .. .. ==> 0XF800602C[31:16] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU, 0x00000008U),
- /* .. .. reg_ddrc_mr = 0x930 */
- /* .. .. ==> 0XF8006030[15:0] = 0x00000930U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000930U */
- /* .. .. reg_ddrc_emr = 0x4 */
- /* .. .. ==> 0XF8006030[31:16] = 0x00000004U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU, 0x00040930U),
- /* .. .. reg_ddrc_burst_rdwr = 0x4 */
- /* .. .. ==> 0XF8006034[3:0] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000004U */
- /* .. .. reg_ddrc_pre_cke_x1024 = 0x167 */
- /* .. .. ==> 0XF8006034[13:4] = 0x00000167U */
- /* .. .. ==> MASK : 0x00003FF0U VAL : 0x00001670U */
- /* .. .. reg_ddrc_post_cke_x1024 = 0x1 */
- /* .. .. ==> 0XF8006034[25:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00010000U */
- /* .. .. reg_ddrc_burstchop = 0x0 */
- /* .. .. ==> 0XF8006034[28:28] = 0x00000000U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU, 0x00011674U),
- /* .. .. reg_ddrc_force_low_pri_n = 0x0 */
- /* .. .. ==> 0XF8006038[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_dq = 0x0 */
- /* .. .. ==> 0XF8006038[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_debug_mode = 0x0 */
- /* .. .. ==> 0XF8006038[6:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_level_start = 0x0 */
- /* .. .. ==> 0XF8006038[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_level_start = 0x0 */
- /* .. .. ==> 0XF8006038[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_phy_dq0_wait_t = 0x0 */
- /* .. .. ==> 0XF8006038[12:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001E00U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006038, 0x00001FC3U, 0x00000000U),
- /* .. .. reg_ddrc_addrmap_bank_b0 = 0x7 */
- /* .. .. ==> 0XF800603C[3:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_addrmap_bank_b1 = 0x7 */
- /* .. .. ==> 0XF800603C[7:4] = 0x00000007U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000070U */
- /* .. .. reg_ddrc_addrmap_bank_b2 = 0x7 */
- /* .. .. ==> 0XF800603C[11:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000700U */
- /* .. .. reg_ddrc_addrmap_col_b5 = 0x0 */
- /* .. .. ==> 0XF800603C[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b6 = 0x0 */
- /* .. .. ==> 0XF800603C[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU, 0x00000777U),
- /* .. .. reg_ddrc_addrmap_col_b2 = 0x0 */
- /* .. .. ==> 0XF8006040[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b3 = 0x0 */
- /* .. .. ==> 0XF8006040[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b4 = 0x0 */
- /* .. .. ==> 0XF8006040[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b7 = 0x0 */
- /* .. .. ==> 0XF8006040[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b8 = 0x0 */
- /* .. .. ==> 0XF8006040[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b9 = 0xf */
- /* .. .. ==> 0XF8006040[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_col_b10 = 0xf */
- /* .. .. ==> 0XF8006040[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. reg_ddrc_addrmap_col_b11 = 0xf */
- /* .. .. ==> 0XF8006040[31:28] = 0x0000000FU */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0xF0000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU, 0xFFF00000U),
- /* .. .. reg_ddrc_addrmap_row_b0 = 0x6 */
- /* .. .. ==> 0XF8006044[3:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_addrmap_row_b1 = 0x6 */
- /* .. .. ==> 0XF8006044[7:4] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_addrmap_row_b2_11 = 0x6 */
- /* .. .. ==> 0XF8006044[11:8] = 0x00000006U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000600U */
- /* .. .. reg_ddrc_addrmap_row_b12 = 0x6 */
- /* .. .. ==> 0XF8006044[15:12] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00006000U */
- /* .. .. reg_ddrc_addrmap_row_b13 = 0x6 */
- /* .. .. ==> 0XF8006044[19:16] = 0x00000006U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00060000U */
- /* .. .. reg_ddrc_addrmap_row_b14 = 0xf */
- /* .. .. ==> 0XF8006044[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_row_b15 = 0xf */
- /* .. .. ==> 0XF8006044[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU, 0x0FF66666U),
- /* .. .. reg_ddrc_rank0_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank0_wr_odt = 0x1 */
- /* .. .. ==> 0XF8006048[5:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000038U VAL : 0x00000008U */
- /* .. .. reg_ddrc_rank1_rd_odt = 0x1 */
- /* .. .. ==> 0XF8006048[8:6] = 0x00000001U */
- /* .. .. ==> MASK : 0x000001C0U VAL : 0x00000040U */
- /* .. .. reg_ddrc_rank1_wr_odt = 0x1 */
- /* .. .. ==> 0XF8006048[11:9] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. .. reg_phy_rd_local_odt = 0x0 */
- /* .. .. ==> 0XF8006048[13:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[15:14] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000C000U VAL : 0x0000C000U */
- /* .. .. reg_phy_idle_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[17:16] = 0x00000003U */
- /* .. .. ==> MASK : 0x00030000U VAL : 0x00030000U */
- /* .. .. reg_ddrc_rank2_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[20:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x001C0000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank2_wr_odt = 0x0 */
- /* .. .. ==> 0XF8006048[23:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00E00000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank3_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[26:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank3_wr_odt = 0x0 */
- /* .. .. ==> 0XF8006048[29:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x38000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006048, 0x3FFFFFFFU, 0x0003C248U),
- /* .. .. reg_phy_rd_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_wr_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_phy_rdc_we_to_re_delay = 0x8 */
- /* .. .. ==> 0XF8006050[11:8] = 0x00000008U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000800U */
- /* .. .. reg_phy_rdc_fifo_rst_disable = 0x0 */
- /* .. .. ==> 0XF8006050[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_phy_use_fixed_re = 0x1 */
- /* .. .. ==> 0XF8006050[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_rdc_fifo_rst_err_cnt_clr = 0x0 */
- /* .. .. ==> 0XF8006050[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_dis_phy_ctrl_rstn = 0x0 */
- /* .. .. ==> 0XF8006050[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_phy_clk_stall_level = 0x0 */
- /* .. .. ==> 0XF8006050[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[27:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_wrlvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU, 0x77010800U),
- /* .. .. reg_ddrc_dll_calib_to_min_x1024 = 0x1 */
- /* .. .. ==> 0XF8006058[7:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_dll_calib_to_max_x1024 = 0x1 */
- /* .. .. ==> 0XF8006058[15:8] = 0x00000001U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00000100U */
- /* .. .. reg_ddrc_dis_dll_calib = 0x0 */
- /* .. .. ==> 0XF8006058[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006058, 0x0001FFFFU, 0x00000101U),
- /* .. .. reg_ddrc_rd_odt_delay = 0x3 */
- /* .. .. ==> 0XF800605C[3:0] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000003U */
- /* .. .. reg_ddrc_wr_odt_delay = 0x0 */
- /* .. .. ==> 0XF800605C[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd_odt_hold = 0x0 */
- /* .. .. ==> 0XF800605C[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_wr_odt_hold = 0x5 */
- /* .. .. ==> 0XF800605C[15:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU, 0x00005003U),
- /* .. .. reg_ddrc_pageclose = 0x0 */
- /* .. .. ==> 0XF8006060[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_lpr_num_entries = 0x1f */
- /* .. .. ==> 0XF8006060[6:1] = 0x0000001FU */
- /* .. .. ==> MASK : 0x0000007EU VAL : 0x0000003EU */
- /* .. .. reg_ddrc_auto_pre_en = 0x0 */
- /* .. .. ==> 0XF8006060[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. reg_ddrc_refresh_update_level = 0x0 */
- /* .. .. ==> 0XF8006060[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_wc = 0x0 */
- /* .. .. ==> 0XF8006060[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_collision_page_opt = 0x0 */
- /* .. .. ==> 0XF8006060[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_ddrc_selfref_en = 0x0 */
- /* .. .. ==> 0XF8006060[12:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006060, 0x000017FFU, 0x0000003EU),
- /* .. .. reg_ddrc_go2critical_hysteresis = 0x0 */
- /* .. .. ==> 0XF8006064[12:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001FE0U VAL : 0x00000000U */
- /* .. .. reg_arb_go2critical_en = 0x1 */
- /* .. .. ==> 0XF8006064[17:17] = 0x00000001U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00020000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006064, 0x00021FE0U, 0x00020000U),
- /* .. .. reg_ddrc_wrlvl_ww = 0x41 */
- /* .. .. ==> 0XF8006068[7:0] = 0x00000041U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000041U */
- /* .. .. reg_ddrc_rdlvl_rr = 0x41 */
- /* .. .. ==> 0XF8006068[15:8] = 0x00000041U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00004100U */
- /* .. .. reg_ddrc_dfi_t_wlmrd = 0x28 */
- /* .. .. ==> 0XF8006068[25:16] = 0x00000028U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00280000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU, 0x00284141U),
- /* .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10 */
- /* .. .. ==> 0XF800606C[7:0] = 0x00000010U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000010U */
- /* .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16 */
- /* .. .. ==> 0XF800606C[15:8] = 0x00000016U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00001600U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU, 0x00001610U),
- /* .. .. reg_ddrc_dfi_t_ctrl_delay = 0x1 */
- /* .. .. ==> 0XF8006078[3:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000001U */
- /* .. .. reg_ddrc_dfi_t_dram_clk_disable = 0x1 */
- /* .. .. ==> 0XF8006078[7:4] = 0x00000001U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000010U */
- /* .. .. reg_ddrc_dfi_t_dram_clk_enable = 0x1 */
- /* .. .. ==> 0XF8006078[11:8] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000100U */
- /* .. .. reg_ddrc_t_cksre = 0x6 */
- /* .. .. ==> 0XF8006078[15:12] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00006000U */
- /* .. .. reg_ddrc_t_cksrx = 0x6 */
- /* .. .. ==> 0XF8006078[19:16] = 0x00000006U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00060000U */
- /* .. .. reg_ddrc_t_ckesr = 0x4 */
- /* .. .. ==> 0XF8006078[25:20] = 0x00000004U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00400000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006078, 0x03FFFFFFU, 0x00466111U),
- /* .. .. reg_ddrc_t_ckpde = 0x2 */
- /* .. .. ==> 0XF800607C[3:0] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000002U */
- /* .. .. reg_ddrc_t_ckpdx = 0x2 */
- /* .. .. ==> 0XF800607C[7:4] = 0x00000002U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000020U */
- /* .. .. reg_ddrc_t_ckdpde = 0x2 */
- /* .. .. ==> 0XF800607C[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. reg_ddrc_t_ckdpdx = 0x2 */
- /* .. .. ==> 0XF800607C[15:12] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00002000U */
- /* .. .. reg_ddrc_t_ckcsx = 0x3 */
- /* .. .. ==> 0XF800607C[19:16] = 0x00000003U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00030000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800607C, 0x000FFFFFU, 0x00032222U),
- /* .. .. refresh_timer0_start_value_x32 = 0x0 */
- /* .. .. ==> 0XF80060A0[11:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x00000000U */
- /* .. .. refresh_timer1_start_value_x32 = 0x8 */
- /* .. .. ==> 0XF80060A0[23:12] = 0x00000008U */
- /* .. .. ==> MASK : 0x00FFF000U VAL : 0x00008000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A0, 0x00FFFFFFU, 0x00008000U),
- /* .. .. reg_ddrc_dis_auto_zq = 0x0 */
- /* .. .. ==> 0XF80060A4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_ddr3 = 0x1 */
- /* .. .. ==> 0XF80060A4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. reg_ddrc_t_mod = 0x200 */
- /* .. .. ==> 0XF80060A4[11:2] = 0x00000200U */
- /* .. .. ==> MASK : 0x00000FFCU VAL : 0x00000800U */
- /* .. .. reg_ddrc_t_zq_long_nop = 0x200 */
- /* .. .. ==> 0XF80060A4[21:12] = 0x00000200U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00200000U */
- /* .. .. reg_ddrc_t_zq_short_nop = 0x40 */
- /* .. .. ==> 0XF80060A4[31:22] = 0x00000040U */
- /* .. .. ==> MASK : 0xFFC00000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU, 0x10200802U),
- /* .. .. t_zq_short_interval_x1024 = 0xc845 */
- /* .. .. ==> 0XF80060A8[19:0] = 0x0000C845U */
- /* .. .. ==> MASK : 0x000FFFFFU VAL : 0x0000C845U */
- /* .. .. dram_rstn_x1024 = 0x67 */
- /* .. .. ==> 0XF80060A8[27:20] = 0x00000067U */
- /* .. .. ==> MASK : 0x0FF00000U VAL : 0x06700000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU, 0x0670C845U),
- /* .. .. deeppowerdown_en = 0x0 */
- /* .. .. ==> 0XF80060AC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. deeppowerdown_to_x1024 = 0xff */
- /* .. .. ==> 0XF80060AC[8:1] = 0x000000FFU */
- /* .. .. ==> MASK : 0x000001FEU VAL : 0x000001FEU */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060AC, 0x000001FFU, 0x000001FEU),
- /* .. .. dfi_wrlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x00000FFFU */
- /* .. .. dfi_rdlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[23:12] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00FFF000U VAL : 0x00FFF000U */
- /* .. .. ddrc_reg_twrlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. ddrc_reg_trdlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dfi_wr_level_en = 0x1 */
- /* .. .. ==> 0XF80060B0[26:26] = 0x00000001U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. reg_ddrc_dfi_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF80060B0[27:27] = 0x00000001U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1 */
- /* .. .. ==> 0XF80060B0[28:28] = 0x00000001U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU, 0x1CFFFFFFU),
- /* .. .. reg_ddrc_2t_delay = 0x0 */
- /* .. .. ==> 0XF80060B4[8:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000001FFU VAL : 0x00000000U */
- /* .. .. reg_ddrc_skip_ocd = 0x1 */
- /* .. .. ==> 0XF80060B4[9:9] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. .. reg_ddrc_dis_pre_bypass = 0x0 */
- /* .. .. ==> 0XF80060B4[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B4, 0x000007FFU, 0x00000200U),
- /* .. .. reg_ddrc_dfi_t_rddata_en = 0x6 */
- /* .. .. ==> 0XF80060B8[4:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_min = 0x3 */
- /* .. .. ==> 0XF80060B8[14:5] = 0x00000003U */
- /* .. .. ==> MASK : 0x00007FE0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40 */
- /* .. .. ==> 0XF80060B8[24:15] = 0x00000040U */
- /* .. .. ==> MASK : 0x01FF8000U VAL : 0x00200000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU, 0x00200066U),
- /* .. .. START: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000003U),
- /* .. .. FINISH: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000000U),
- /* .. .. CORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060C8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. ECC_CORRECTED_BIT_NUM = 0x0 */
- /* .. .. ==> 0XF80060C8[7:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FEU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C8, 0x000000FFU, 0x00000000U),
- /* .. .. UNCORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060DC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060DC, 0x00000001U, 0x00000000U),
- /* .. .. STAT_NUM_CORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[15:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00000000U */
- /* .. .. STAT_NUM_UNCORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[7:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU, 0x00000000U),
- /* .. .. reg_ddrc_ecc_mode = 0x0 */
- /* .. .. ==> 0XF80060F4[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_scrub = 0x1 */
- /* .. .. ==> 0XF80060F4[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F4, 0x0000000FU, 0x00000008U),
- /* .. .. reg_phy_dif_on = 0x0 */
- /* .. .. ==> 0XF8006114[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_dif_off = 0x0 */
- /* .. .. ==> 0XF8006114[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006114, 0x000000FFU, 0x00000000U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006118[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006118[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006118[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006118[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006118[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006118[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006118, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF800611C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF800611C[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF800611C[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF800611C[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF800611C[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF800611C[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800611C, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006120[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006120[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006120[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006120[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006120[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006120[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006120[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006120[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006120[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006120[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006120[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006120[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006120, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006124[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006124[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006124[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006124[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006124[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006124[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006124, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF800612C[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8f */
- /* .. .. ==> 0XF800612C[19:10] = 0x0000008FU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00023C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU, 0x00023C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006130[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8a */
- /* .. .. ==> 0XF8006130[19:10] = 0x0000008AU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU, 0x00022800U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006134[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8b */
- /* .. .. ==> 0XF8006134[19:10] = 0x0000008BU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU, 0x00022C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006138[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x92 */
- /* .. .. ==> 0XF8006138[19:10] = 0x00000092U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00024800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU, 0x00024800U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006140[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006140[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006140[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006144[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006144[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006144[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006148[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006148[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006148[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF800614C[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800614C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800614C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x77 */
- /* .. .. ==> 0XF8006154[9:0] = 0x00000077U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000077U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006154[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006154[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU, 0x00000077U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF8006158[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006158[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006158[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF800615C[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800615C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800615C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x75 */
- /* .. .. ==> 0XF8006160[9:0] = 0x00000075U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000075U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006160[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006160[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU, 0x00000075U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe4 */
- /* .. .. ==> 0XF8006168[10:0] = 0x000000E4U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E4U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006168[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006168[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU, 0x000000E4U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xdf */
- /* .. .. ==> 0XF800616C[10:0] = 0x000000DFU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000DFU */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF800616C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF800616C[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU, 0x000000DFU),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe0 */
- /* .. .. ==> 0XF8006170[10:0] = 0x000000E0U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E0U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006170[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006170[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU, 0x000000E0U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe7 */
- /* .. .. ==> 0XF8006174[10:0] = 0x000000E7U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E7U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006174[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006174[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU, 0x000000E7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb7 */
- /* .. .. ==> 0XF800617C[9:0] = 0x000000B7U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B7U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF800617C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF800617C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU, 0x000000B7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006180[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006180[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006180[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006184[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006184[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006184[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb5 */
- /* .. .. ==> 0XF8006188[9:0] = 0x000000B5U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B5U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006188[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006188[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU, 0x000000B5U),
- /* .. .. reg_phy_loopback = 0x0 */
- /* .. .. ==> 0XF8006190[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_phy_bl2 = 0x0 */
- /* .. .. ==> 0XF8006190[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_at_spd_atpg = 0x0 */
- /* .. .. ==> 0XF8006190[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_enable = 0x0 */
- /* .. .. ==> 0XF8006190[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_force_err = 0x0 */
- /* .. .. ==> 0XF8006190[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_mode = 0x0 */
- /* .. .. ==> 0XF8006190[6:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. .. reg_phy_invert_clkout = 0x1 */
- /* .. .. ==> 0XF8006190[7:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. .. reg_phy_all_dq_mpr_rd_resp = 0x0 */
- /* .. .. ==> 0XF8006190[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_phy_sel_logic = 0x0 */
- /* .. .. ==> 0XF8006190[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_ratio = 0x100 */
- /* .. .. ==> 0XF8006190[19:10] = 0x00000100U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00040000U */
- /* .. .. reg_phy_ctrl_slave_force = 0x0 */
- /* .. .. ==> 0XF8006190[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006190[27:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x0FE00000U VAL : 0x00000000U */
- /* .. .. reg_phy_use_rank0_delays = 0x1 */
- /* .. .. ==> 0XF8006190[28:28] = 0x00000001U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. reg_phy_lpddr = 0x0 */
- /* .. .. ==> 0XF8006190[29:29] = 0x00000000U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. .. reg_phy_cmd_latency = 0x0 */
- /* .. .. ==> 0XF8006190[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. reg_phy_int_lpbk = 0x0 */
- /* .. .. ==> 0XF8006190[31:31] = 0x00000000U */
- /* .. .. ==> MASK : 0x80000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006190, 0xFFFFFFFFU, 0x10040080U),
- /* .. .. reg_phy_wr_rl_delay = 0x2 */
- /* .. .. ==> 0XF8006194[4:0] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000002U */
- /* .. .. reg_phy_rd_rl_delay = 0x4 */
- /* .. .. ==> 0XF8006194[9:5] = 0x00000004U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x00000080U */
- /* .. .. reg_phy_dll_lock_diff = 0xf */
- /* .. .. ==> 0XF8006194[13:10] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00003C00U VAL : 0x00003C00U */
- /* .. .. reg_phy_use_wr_level = 0x1 */
- /* .. .. ==> 0XF8006194[14:14] = 0x00000001U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00004000U */
- /* .. .. reg_phy_use_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF8006194[15:15] = 0x00000001U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00008000U */
- /* .. .. reg_phy_use_rd_data_eye_level = 0x1 */
- /* .. .. ==> 0XF8006194[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_dis_calib_rst = 0x0 */
- /* .. .. ==> 0XF8006194[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006194[19:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU, 0x0001FC82U),
- /* .. .. reg_arb_page_addr_mask = 0x0 */
- /* .. .. ==> 0XF8006204[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006208[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006208[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006208, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF800620C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF800620C[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800620C, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006210[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006210[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006210, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006214[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006214[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006214, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006218[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006218, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF800621C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800621C, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006220[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006220, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006224[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006224, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_ddrc_lpddr2 = 0x0 */
- /* .. .. ==> 0XF80062A8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_per_bank_refresh = 0x0 */
- /* .. .. ==> 0XF80062A8[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_derate_enable = 0x0 */
- /* .. .. ==> 0XF80062A8[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr4_margin = 0x0 */
- /* .. .. ==> 0XF80062A8[11:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062A8, 0x00000FF7U, 0x00000000U),
- /* .. .. reg_ddrc_mr4_read_interval = 0x0 */
- /* .. .. ==> 0XF80062AC[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_ddrc_min_stable_clock_x1 = 0x5 */
- /* .. .. ==> 0XF80062B0[3:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_idle_after_reset_x32 = 0x12 */
- /* .. .. ==> 0XF80062B0[11:4] = 0x00000012U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000120U */
- /* .. .. reg_ddrc_t_mrw = 0x5 */
- /* .. .. ==> 0XF80062B0[21:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU, 0x00005125U),
- /* .. .. reg_ddrc_max_auto_init_x1024 = 0xa6 */
- /* .. .. ==> 0XF80062B4[7:0] = 0x000000A6U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x000000A6U */
- /* .. .. reg_ddrc_dev_zqinit_x32 = 0x12 */
- /* .. .. ==> 0XF80062B4[17:8] = 0x00000012U */
- /* .. .. ==> MASK : 0x0003FF00U VAL : 0x00001200U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU, 0x000012A6U),
- /* .. .. START: POLL ON DCI STATUS */
- /* .. .. DONE = 1 */
- /* .. .. ==> 0XF8000B74[13:13] = 0x00000001U */
- /* .. .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
- /* .. .. FINISH: POLL ON DCI STATUS */
- /* .. .. START: UNLOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0x1 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000081U),
- /* .. .. FINISH: UNLOCK DDR */
- /* .. .. START: CHECK DDR STATUS */
- /* .. .. ddrc_reg_operating_mode = 1 */
- /* .. .. ==> 0XF8006054[2:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8006054, 0x00000007U),
- /* .. .. FINISH: CHECK DDR STATUS */
- /* .. FINISH: DDR INITIALIZATION */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_mio_init_data_2_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: OCM REMAPPING */
- /* .. VREF_EN = 0x1 */
- /* .. ==> 0XF8000B00[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. VREF_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. CLK_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. SRSTN_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[9:9] = 0x00000000U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B00, 0x00000303U, 0x00000001U),
- /* .. FINISH: OCM REMAPPING */
- /* .. START: DDRIOB SETTINGS */
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B40[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B40[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B40[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B40[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B40[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU, 0x00000600U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B44[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B44[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B44[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B44[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B44[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU, 0x00000600U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B48[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B48[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B48[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B48[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B48[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B48[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B48[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU, 0x00000672U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B4C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B4C[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B4C[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B4C[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B4C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B4C[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B4C[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU, 0x00000672U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B50[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B50[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B50[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B50[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B50[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B50[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B50[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU, 0x00000674U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B54[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B54[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B54[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B54[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B54[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B54[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B54[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU, 0x00000674U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B58[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B58[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B58[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B58[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B58[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU, 0x00000600U),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B5C[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B5C[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x3 */
- /* .. ==> 0XF8000B5C[18:14] = 0x00000003U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x0000C000U */
- /* .. SLEW_N = 0x3 */
- /* .. ==> 0XF8000B5C[23:19] = 0x00000003U */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00180000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B5C[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B5C[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU, 0x0018C61CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B60[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B60[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B60[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B60[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B60[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B60[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B64[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B64[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B64[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B64[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B64[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B64[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B68[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B68[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B68[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B68[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B68[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B68[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. VREF_INT_EN = 0x0 */
- /* .. ==> 0XF8000B6C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. VREF_SEL = 0x0 */
- /* .. ==> 0XF8000B6C[4:1] = 0x00000000U */
- /* .. ==> MASK : 0x0000001EU VAL : 0x00000000U */
- /* .. VREF_EXT_EN = 0x3 */
- /* .. ==> 0XF8000B6C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. VREF_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[8:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. REFIO_EN = 0x1 */
- /* .. ==> 0XF8000B6C[9:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. REFIO_TEST = 0x0 */
- /* .. ==> 0XF8000B6C[11:10] = 0x00000000U */
- /* .. ==> MASK : 0x00000C00U VAL : 0x00000000U */
- /* .. REFIO_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DRST_B_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. CKE_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[14:14] = 0x00000000U */
- /* .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU, 0x00000260U),
- /* .. .. START: ASSERT RESET */
- /* .. .. RESET = 1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000021U, 0x00000021U),
- /* .. .. FINISH: ASSERT RESET */
- /* .. .. START: DEASSERT RESET */
- /* .. .. RESET = 0 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000021U, 0x00000020U),
- /* .. .. FINISH: DEASSERT RESET */
- /* .. .. RESET = 0x1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. ENABLE = 0x1 */
- /* .. .. ==> 0XF8000B70[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. VRP_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. VRN_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. VRP_OUT = 0x0 */
- /* .. .. ==> 0XF8000B70[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. NREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[7:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000C0U VAL : 0x00000000U */
- /* .. .. NREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[10:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000700U VAL : 0x00000000U */
- /* .. .. NREF_OPT4 = 0x1 */
- /* .. .. ==> 0XF8000B70[13:11] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00000800U */
- /* .. .. PREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[16:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0001C000U VAL : 0x00000000U */
- /* .. .. PREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[19:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x000E0000U VAL : 0x00000000U */
- /* .. .. UPDATE_CONTROL = 0x0 */
- /* .. .. ==> 0XF8000B70[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. INIT_COMPLETE = 0x0 */
- /* .. .. ==> 0XF8000B70[21:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. .. TST_CLK = 0x0 */
- /* .. .. ==> 0XF8000B70[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. TST_HLN = 0x0 */
- /* .. .. ==> 0XF8000B70[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. TST_HLP = 0x0 */
- /* .. .. ==> 0XF8000B70[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. TST_RST = 0x0 */
- /* .. .. ==> 0XF8000B70[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. INT_DCI_EN = 0x0 */
- /* .. .. ==> 0XF8000B70[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x07FFFFFFU, 0x00000823U),
- /* .. FINISH: DDRIOB SETTINGS */
- /* .. START: MIO PROGRAMMING */
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000700[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000700[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000700[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000700[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000700[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000700[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000700[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000700[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000700[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000700, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000704[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000704[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000704[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000704[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000704[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000704[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000704[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000704[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000704[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000704, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000708[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000708[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000708[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000708[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000708[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000708[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000708[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000708[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000708[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000708, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800070C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800070C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800070C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800070C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800070C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800070C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800070C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800070C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800070C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800070C, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000710[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000710[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000710[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000710[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000710[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000710[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000710[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000710[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000710[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000710, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000714[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000714[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000714[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000714[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000714[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000714[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000714[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000714[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000714[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000714, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000718[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000718[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000718[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000718[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000718[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000718[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000718[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000718[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000718[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000718, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800071C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800071C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800071C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800071C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800071C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800071C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800071C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800071C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800071C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800071C, 0x00003FFFU, 0x00000600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000720[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000720[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000720[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000720[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000720[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000720[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000720[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000720[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000720[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000720, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000724[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000724[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000724[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000724[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000724[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000724[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000724[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000724[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000724[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000724, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000728[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000728[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000728[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000728[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000728[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000728[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000728[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000728[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000728[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000728, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800072C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800072C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800072C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800072C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800072C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800072C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800072C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800072C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800072C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800072C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000730[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000730[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000730[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000730[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000730[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000730[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000730[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000730[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000730[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000730, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000734[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000734[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000734[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000734[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000734[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000734[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000734[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000734[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000734[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000734, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000738[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000738[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000738[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000738[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000738[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000738[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000738[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000738[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000738[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000738, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800073C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800073C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800073C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800073C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800073C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800073C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800073C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800073C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800073C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800073C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000740[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000740[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000740[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000740[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000740[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000740[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000740[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000740[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000740[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000740, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000744[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000744[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000744[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000744[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000744[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000744[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000744[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000744[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000744[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000744, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000748[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000748[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000748[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000748[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000748[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000748[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000748[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000748[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000748[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000748, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800074C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800074C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800074C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800074C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800074C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800074C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800074C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800074C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF800074C[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF800074C, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000750[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000750[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000750[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000750[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000750[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000750[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000750[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000750[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000750[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000750, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000754[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000754[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000754[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000754[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000754[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000754[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000754[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000754[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000754[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000754, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000758[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000758[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000758[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000758[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000758[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000758[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000758[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000758[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000758[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000758, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800075C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800075C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800075C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800075C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800075C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800075C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800075C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800075C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800075C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800075C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000760[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000760[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000760[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000760[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000760[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000760[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000760[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000760[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000760[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000760, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000764[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000764[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000764[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000764[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000764[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000764[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000764[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000764[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000764[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000764, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000768[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000768[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000768[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000768[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000768[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000768[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000768[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000768[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000768[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000768, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800076C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800076C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800076C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800076C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800076C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800076C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800076C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800076C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800076C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800076C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000770[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000770[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000770[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000770[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000770[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000770[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000770[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000770[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000770[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000770, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000774[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000774[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000774[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000774[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000774[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000774[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000774[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000774[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000774[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000774, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000778[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000778[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000778[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000778[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000778[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000778[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000778[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000778[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000778[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000778, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800077C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800077C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800077C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800077C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800077C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800077C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800077C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800077C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800077C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800077C, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000780[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000780[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000780[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000780[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000780[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000780[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000780[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000780[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000780[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000780, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000784[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000784[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000784[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000784[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000784[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000784[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000784[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000784[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000784[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000784, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000788[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000788[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000788[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000788[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000788[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000788[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000788[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000788[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000788[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000788, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800078C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800078C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800078C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800078C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800078C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800078C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800078C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800078C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800078C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800078C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000790[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000790[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000790[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000790[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000790[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000790[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000790[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000790[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000790[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000790, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000794[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000794[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000794[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000794[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000794[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000794[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000794[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000794[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000794[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000794, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000798[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000798[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000798[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000798[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000798[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000798[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000798[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000798[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000798[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000798, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800079C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800079C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800079C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800079C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800079C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800079C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800079C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800079C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800079C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800079C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A8[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A8[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007AC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007AC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007AC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007AC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007AC[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007AC[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007AC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007AC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007AC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007B8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007B8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF80007B8[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B8, 0x00003FFFU, 0x00001200U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007BC[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007BC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007BC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007BC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007BC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007BC, 0x00003F01U, 0x00000201U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C0[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU, 0x000002E0U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007C4[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C4[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU, 0x000002E1U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007C8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007CC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007CC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007CC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007CC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007CC[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007CC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007CC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007CC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007CC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU, 0x00000280U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU, 0x00000280U),
- /* .. SDIO0_WP_SEL = 55 */
- /* .. ==> 0XF8000830[5:0] = 0x00000037U */
- /* .. ==> MASK : 0x0000003FU VAL : 0x00000037U */
- /* .. SDIO0_CD_SEL = 47 */
- /* .. ==> 0XF8000830[21:16] = 0x0000002FU */
- /* .. ==> MASK : 0x003F0000U VAL : 0x002F0000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000830, 0x003F003FU, 0x002F0037U),
- /* .. FINISH: MIO PROGRAMMING */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_peripherals_init_data_2_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000180U, 0x00000180U),
- /* .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* .. START: SRAM/NOR SET OPMODE */
- /* .. FINISH: SRAM/NOR SET OPMODE */
- /* .. START: QSPI REGISTERS */
- /* .. Holdb_dr = 1 */
- /* .. ==> 0XE000D000[19:19] = 0x00000001U */
- /* .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. */
- EMIT_MASKWRITE(0XE000D000, 0x00080000U, 0x00080000U),
- /* .. FINISH: QSPI REGISTERS */
- /* .. START: PL POWER ON RESET REGISTERS */
- /* .. PCFG_POR_CNT_4K = 0 */
- /* .. ==> 0XF8007000[29:29] = 0x00000000U */
- /* .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8007000, 0x20000000U, 0x00000000U),
- /* .. FINISH: PL POWER ON RESET REGISTERS */
- /* .. START: SMC TIMING CALCULATION REGISTER UPDATE */
- /* .. .. START: NAND SET CYCLE */
- /* .. .. FINISH: NAND SET CYCLE */
- /* .. .. START: OPMODE */
- /* .. .. FINISH: OPMODE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: SRAM/NOR CS0 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS0 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS0 BASE ADDRESS */
- /* .. .. FINISH: NOR CS0 BASE ADDRESS */
- /* .. .. START: SRAM/NOR CS1 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS1 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS1 BASE ADDRESS */
- /* .. .. FINISH: NOR CS1 BASE ADDRESS */
- /* .. .. START: USB RESET */
- /* .. .. .. START: USB0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. DIRECTION_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A244[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A244, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. OP_ENABLE_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A248[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A248, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x0 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00000000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF0000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB0 RESET */
- /* .. .. .. START: USB1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB1 RESET */
- /* .. .. FINISH: USB RESET */
- /* .. .. START: ENET RESET */
- /* .. .. .. START: ENET0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET0 RESET */
- /* .. .. .. START: ENET1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET1 RESET */
- /* .. .. FINISH: ENET RESET */
- /* .. .. START: I2C RESET */
- /* .. .. .. START: I2C0 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C0 RESET */
- /* .. .. .. START: I2C1 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C1 RESET */
- /* .. .. FINISH: I2C RESET */
- /* .. .. START: NOR CHIP SELECT */
- /* .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. FINISH: NOR CHIP SELECT */
- /* .. FINISH: SMC TIMING CALCULATION REGISTER UPDATE */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_post_config_2_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: ENABLING LEVEL SHIFTER */
- /* .. USER_INP_ICT_EN_0 = 3 */
- /* .. ==> 0XF8000900[1:0] = 0x00000003U */
- /* .. ==> MASK : 0x00000003U VAL : 0x00000003U */
- /* .. USER_INP_ICT_EN_1 = 3 */
- /* .. ==> 0XF8000900[3:2] = 0x00000003U */
- /* .. ==> MASK : 0x0000000CU VAL : 0x0000000CU */
- /* .. */
- EMIT_MASKWRITE(0XF8000900, 0x0000000FU, 0x0000000FU),
- /* .. FINISH: ENABLING LEVEL SHIFTER */
- /* .. START: FPGA RESETS TO 0 */
- /* .. reserved_3 = 0 */
- /* .. ==> 0XF8000240[31:25] = 0x00000000U */
- /* .. ==> MASK : 0xFE000000U VAL : 0x00000000U */
- /* .. FPGA_ACP_RST = 0 */
- /* .. ==> 0XF8000240[24:24] = 0x00000000U */
- /* .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. FPGA_AXDS3_RST = 0 */
- /* .. ==> 0XF8000240[23:23] = 0x00000000U */
- /* .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. FPGA_AXDS2_RST = 0 */
- /* .. ==> 0XF8000240[22:22] = 0x00000000U */
- /* .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. FPGA_AXDS1_RST = 0 */
- /* .. ==> 0XF8000240[21:21] = 0x00000000U */
- /* .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. FPGA_AXDS0_RST = 0 */
- /* .. ==> 0XF8000240[20:20] = 0x00000000U */
- /* .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. reserved_2 = 0 */
- /* .. ==> 0XF8000240[19:18] = 0x00000000U */
- /* .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. FSSW1_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[17:17] = 0x00000000U */
- /* .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. FSSW0_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[16:16] = 0x00000000U */
- /* .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. reserved_1 = 0 */
- /* .. ==> 0XF8000240[15:14] = 0x00000000U */
- /* .. ==> MASK : 0x0000C000U VAL : 0x00000000U */
- /* .. FPGA_FMSW1_RST = 0 */
- /* .. ==> 0XF8000240[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. FPGA_FMSW0_RST = 0 */
- /* .. ==> 0XF8000240[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. FPGA_DMA3_RST = 0 */
- /* .. ==> 0XF8000240[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. FPGA_DMA2_RST = 0 */
- /* .. ==> 0XF8000240[10:10] = 0x00000000U */
- /* .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. FPGA_DMA1_RST = 0 */
- /* .. ==> 0XF8000240[9:9] = 0x00000000U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. FPGA_DMA0_RST = 0 */
- /* .. ==> 0XF8000240[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. reserved = 0 */
- /* .. ==> 0XF8000240[7:4] = 0x00000000U */
- /* .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. FPGA3_OUT_RST = 0 */
- /* .. ==> 0XF8000240[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. FPGA2_OUT_RST = 0 */
- /* .. ==> 0XF8000240[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. FPGA1_OUT_RST = 0 */
- /* .. ==> 0XF8000240[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. FPGA0_OUT_RST = 0 */
- /* .. ==> 0XF8000240[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU, 0x00000000U),
- /* .. FINISH: FPGA RESETS TO 0 */
- /* .. START: AFI REGISTERS */
- /* .. .. START: AFI0 REGISTERS */
- /* .. .. FINISH: AFI0 REGISTERS */
- /* .. .. START: AFI1 REGISTERS */
- /* .. .. FINISH: AFI1 REGISTERS */
- /* .. .. START: AFI2 REGISTERS */
- /* .. .. FINISH: AFI2 REGISTERS */
- /* .. .. START: AFI3 REGISTERS */
- /* .. .. FINISH: AFI3 REGISTERS */
- /* .. FINISH: AFI REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_pll_init_data_1_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: PLL SLCR REGISTERS */
- /* .. .. START: ARM PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000110[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000110[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x177 */
- /* .. .. ==> 0XF8000110[21:12] = 0x00000177U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00177000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U, 0x001772C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x1a */
- /* .. .. .. ==> 0XF8000100[18:12] = 0x0000001AU */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x0001A000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x0007F000U, 0x0001A000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000100[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. ARM_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000001U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000100[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000100, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. SRCSEL = 0x0 */
- /* .. .. .. ==> 0XF8000120[5:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. .. DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000120[13:8] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x00003F00U VAL : 0x00000200U */
- /* .. .. .. CPU_6OR4XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[24:24] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. .. CPU_3OR2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[25:25] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x02000000U VAL : 0x02000000U */
- /* .. .. .. CPU_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[26:26] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. .. CPU_1XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[27:27] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. .. CPU_PERI_CLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000120[28:28] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000120, 0x1F003F30U, 0x1F000200U),
- /* .. .. FINISH: ARM PLL INIT */
- /* .. .. START: DDR PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000114[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000114[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1db */
- /* .. .. ==> 0XF8000114[21:12] = 0x000001DBU */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001DB000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U, 0x001DB2C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x15 */
- /* .. .. .. ==> 0XF8000104[18:12] = 0x00000015U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00015000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x0007F000U, 0x00015000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000104[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. DDR_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000002U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000104[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000104, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. .. DDR_3XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. DDR_2XCLKACT = 0x1 */
- /* .. .. .. ==> 0XF8000124[1:1] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. .. DDR_3XCLK_DIVISOR = 0x2 */
- /* .. .. .. ==> 0XF8000124[25:20] = 0x00000002U */
- /* .. .. .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. .. .. DDR_2XCLK_DIVISOR = 0x3 */
- /* .. .. .. ==> 0XF8000124[31:26] = 0x00000003U */
- /* .. .. .. ==> MASK : 0xFC000000U VAL : 0x0C000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000124, 0xFFF00003U, 0x0C200003U),
- /* .. .. FINISH: DDR PLL INIT */
- /* .. .. START: IO PLL INIT */
- /* .. .. PLL_RES = 0xc */
- /* .. .. ==> 0XF8000118[7:4] = 0x0000000CU */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U */
- /* .. .. PLL_CP = 0x2 */
- /* .. .. ==> 0XF8000118[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. LOCK_CNT = 0x1f4 */
- /* .. .. ==> 0XF8000118[21:12] = 0x000001F4U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x001F4000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U, 0x001F42C0U),
- /* .. .. .. START: UPDATE FB_DIV */
- /* .. .. .. PLL_FDIV = 0x14 */
- /* .. .. .. ==> 0XF8000108[18:12] = 0x00000014U */
- /* .. .. .. ==> MASK : 0x0007F000U VAL : 0x00014000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x0007F000U, 0x00014000U),
- /* .. .. .. FINISH: UPDATE FB_DIV */
- /* .. .. .. START: BY PASS PLL */
- /* .. .. .. PLL_BYPASS_FORCE = 1 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000010U),
- /* .. .. .. FINISH: BY PASS PLL */
- /* .. .. .. START: ASSERT RESET */
- /* .. .. .. PLL_RESET = 1 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000001U),
- /* .. .. .. FINISH: ASSERT RESET */
- /* .. .. .. START: DEASSERT RESET */
- /* .. .. .. PLL_RESET = 0 */
- /* .. .. .. ==> 0XF8000108[0:0] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000001U, 0x00000000U),
- /* .. .. .. FINISH: DEASSERT RESET */
- /* .. .. .. START: CHECK PLL STATUS */
- /* .. .. .. IO_PLL_LOCK = 1 */
- /* .. .. .. ==> 0XF800010C[2:2] = 0x00000001U */
- /* .. .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. .. */
- EMIT_MASKPOLL(0XF800010C, 0x00000004U),
- /* .. .. .. FINISH: CHECK PLL STATUS */
- /* .. .. .. START: REMOVE PLL BY PASS */
- /* .. .. .. PLL_BYPASS_FORCE = 0 */
- /* .. .. .. ==> 0XF8000108[4:4] = 0x00000000U */
- /* .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. .. */
- EMIT_MASKWRITE(0XF8000108, 0x00000010U, 0x00000000U),
- /* .. .. .. FINISH: REMOVE PLL BY PASS */
- /* .. .. FINISH: IO PLL INIT */
- /* .. FINISH: PLL SLCR REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_clock_init_data_1_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: CLOCK CONTROL SLCR REGISTERS */
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000128[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. DIVISOR0 = 0x34 */
- /* .. ==> 0XF8000128[13:8] = 0x00000034U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00003400U */
- /* .. DIVISOR1 = 0x2 */
- /* .. ==> 0XF8000128[25:20] = 0x00000002U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00200000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000128, 0x03F03F01U, 0x00203401U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000138[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000138[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000138, 0x00000011U, 0x00000001U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF8000140[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000140[6:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. DIVISOR = 0x8 */
- /* .. ==> 0XF8000140[13:8] = 0x00000008U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000800U */
- /* .. DIVISOR1 = 0x1 */
- /* .. ==> 0XF8000140[25:20] = 0x00000001U */
- /* .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000140, 0x03F03F71U, 0x00100801U),
- /* .. CLKACT = 0x1 */
- /* .. ==> 0XF800014C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF800014C[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x5 */
- /* .. ==> 0XF800014C[13:8] = 0x00000005U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. */
- EMIT_MASKWRITE(0XF800014C, 0x00003F31U, 0x00000501U),
- /* .. CLKACT0 = 0x1 */
- /* .. ==> 0XF8000150[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. CLKACT1 = 0x0 */
- /* .. ==> 0XF8000150[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000150[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0x14 */
- /* .. ==> 0XF8000150[13:8] = 0x00000014U */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. */
- EMIT_MASKWRITE(0XF8000150, 0x00003F33U, 0x00001401U),
- /* .. CLKACT0 = 0x0 */
- /* .. ==> 0XF8000154[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. CLKACT1 = 0x1 */
- /* .. ==> 0XF8000154[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. SRCSEL = 0x0 */
- /* .. ==> 0XF8000154[5:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. DIVISOR = 0xa */
- /* .. ==> 0XF8000154[13:8] = 0x0000000AU */
- /* .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. */
- EMIT_MASKWRITE(0XF8000154, 0x00003F33U, 0x00000A02U),
- /* .. .. START: TRACE CLOCK */
- /* .. .. FINISH: TRACE CLOCK */
- /* .. .. CLKACT = 0x1 */
- /* .. .. ==> 0XF8000168[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000168[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR = 0x5 */
- /* .. .. ==> 0XF8000168[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000168, 0x00003F31U, 0x00000501U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000170[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0xa */
- /* .. .. ==> 0XF8000170[13:8] = 0x0000000AU */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000A00U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000170[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000170, 0x03F03F30U, 0x00100A00U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000180[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x7 */
- /* .. .. ==> 0XF8000180[13:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000700U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000180[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000180, 0x03F03F30U, 0x00100700U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF8000190[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x5 */
- /* .. .. ==> 0XF8000190[13:8] = 0x00000005U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00000500U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF8000190[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000190, 0x03F03F30U, 0x00100500U),
- /* .. .. SRCSEL = 0x0 */
- /* .. .. ==> 0XF80001A0[5:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000030U VAL : 0x00000000U */
- /* .. .. DIVISOR0 = 0x14 */
- /* .. .. ==> 0XF80001A0[13:8] = 0x00000014U */
- /* .. .. ==> MASK : 0x00003F00U VAL : 0x00001400U */
- /* .. .. DIVISOR1 = 0x1 */
- /* .. .. ==> 0XF80001A0[25:20] = 0x00000001U */
- /* .. .. ==> MASK : 0x03F00000U VAL : 0x00100000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U, 0x00101400U),
- /* .. .. CLK_621_TRUE = 0x1 */
- /* .. .. ==> 0XF80001C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80001C4, 0x00000001U, 0x00000001U),
- /* .. .. DMA_CPU_2XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. USB0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[2:2] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. .. USB1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. GEM0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[6:6] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000040U */
- /* .. .. GEM1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. SDI0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[10:10] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000400U */
- /* .. .. SDI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. SPI0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. SPI1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. CAN0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. CAN1_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. I2C0_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[18:18] = 0x00000001U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00040000U */
- /* .. .. I2C1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. UART0_CPU_1XCLKACT = 0x0 */
- /* .. .. ==> 0XF800012C[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. UART1_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[21:21] = 0x00000001U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00200000U */
- /* .. .. GPIO_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[22:22] = 0x00000001U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00400000U */
- /* .. .. LQSPI_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[23:23] = 0x00000001U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00800000U */
- /* .. .. SMC_CPU_1XCLKACT = 0x1 */
- /* .. .. ==> 0XF800012C[24:24] = 0x00000001U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x01000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU, 0x01EC044DU),
- /* .. FINISH: CLOCK CONTROL SLCR REGISTERS */
- /* .. START: THIS SHOULD BE BLANK */
- /* .. FINISH: THIS SHOULD BE BLANK */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_ddr_init_data_1_0[] = {
- /* START: top */
- /* .. START: DDR INITIALIZATION */
- /* .. .. START: LOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 0x1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000080U),
- /* .. .. FINISH: LOCK DDR */
- /* .. .. reg_ddrc_t_rfc_nom_x32 = 0x7f */
- /* .. .. ==> 0XF8006004[11:0] = 0x0000007FU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x0000007FU */
- /* .. .. reg_ddrc_active_ranks = 0x1 */
- /* .. .. ==> 0XF8006004[13:12] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00001000U */
- /* .. .. reg_ddrc_addrmap_cs_bit0 = 0x0 */
- /* .. .. ==> 0XF8006004[18:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0007C000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_wr_odt_block = 0x1 */
- /* .. .. ==> 0XF8006004[20:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00180000U VAL : 0x00080000U */
- /* .. .. reg_ddrc_diff_rank_rd_2cycle_gap = 0x0 */
- /* .. .. ==> 0XF8006004[21:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_cs_bit1 = 0x0 */
- /* .. .. ==> 0XF8006004[26:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x07C00000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_open_bank = 0x0 */
- /* .. .. ==> 0XF8006004[27:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_4bank_ram = 0x0 */
- /* .. .. ==> 0XF8006004[28:28] = 0x00000000U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006004, 0x1FFFFFFFU, 0x0008107FU),
- /* .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf */
- /* .. .. ==> 0XF8006008[10:0] = 0x0000000FU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x0000000FU */
- /* .. .. reg_ddrc_hpr_max_starve_x32 = 0xf */
- /* .. .. ==> 0XF8006008[21:11] = 0x0000000FU */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00007800U */
- /* .. .. reg_ddrc_hpr_xact_run_length = 0xf */
- /* .. .. ==> 0XF8006008[25:22] = 0x0000000FU */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x03C00000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU, 0x03C0780FU),
- /* .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF800600C[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_lpr_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF800600C[21:11] = 0x00000002U */
- /* .. .. ==> MASK : 0x003FF800U VAL : 0x00001000U */
- /* .. .. reg_ddrc_lpr_xact_run_length = 0x8 */
- /* .. .. ==> 0XF800600C[25:22] = 0x00000008U */
- /* .. .. ==> MASK : 0x03C00000U VAL : 0x02000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU, 0x02001001U),
- /* .. .. reg_ddrc_w_min_non_critical_x32 = 0x1 */
- /* .. .. ==> 0XF8006010[10:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_w_xact_run_length = 0x8 */
- /* .. .. ==> 0XF8006010[14:11] = 0x00000008U */
- /* .. .. ==> MASK : 0x00007800U VAL : 0x00004000U */
- /* .. .. reg_ddrc_w_max_starve_x32 = 0x2 */
- /* .. .. ==> 0XF8006010[25:15] = 0x00000002U */
- /* .. .. ==> MASK : 0x03FF8000U VAL : 0x00010000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU, 0x00014001U),
- /* .. .. reg_ddrc_t_rc = 0x1a */
- /* .. .. ==> 0XF8006014[5:0] = 0x0000001AU */
- /* .. .. ==> MASK : 0x0000003FU VAL : 0x0000001AU */
- /* .. .. reg_ddrc_t_rfc_min = 0x54 */
- /* .. .. ==> 0XF8006014[13:6] = 0x00000054U */
- /* .. .. ==> MASK : 0x00003FC0U VAL : 0x00001500U */
- /* .. .. reg_ddrc_post_selfref_gap_x32 = 0x10 */
- /* .. .. ==> 0XF8006014[20:14] = 0x00000010U */
- /* .. .. ==> MASK : 0x001FC000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU, 0x0004151AU),
- /* .. .. reg_ddrc_wr2pre = 0x12 */
- /* .. .. ==> 0XF8006018[4:0] = 0x00000012U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000012U */
- /* .. .. reg_ddrc_powerdown_to_x32 = 0x6 */
- /* .. .. ==> 0XF8006018[9:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_t_faw = 0x15 */
- /* .. .. ==> 0XF8006018[15:10] = 0x00000015U */
- /* .. .. ==> MASK : 0x0000FC00U VAL : 0x00005400U */
- /* .. .. reg_ddrc_t_ras_max = 0x23 */
- /* .. .. ==> 0XF8006018[21:16] = 0x00000023U */
- /* .. .. ==> MASK : 0x003F0000U VAL : 0x00230000U */
- /* .. .. reg_ddrc_t_ras_min = 0x13 */
- /* .. .. ==> 0XF8006018[26:22] = 0x00000013U */
- /* .. .. ==> MASK : 0x07C00000U VAL : 0x04C00000U */
- /* .. .. reg_ddrc_t_cke = 0x4 */
- /* .. .. ==> 0XF8006018[31:28] = 0x00000004U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU, 0x44E354D2U),
- /* .. .. reg_ddrc_write_latency = 0x5 */
- /* .. .. ==> 0XF800601C[4:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_rd2wr = 0x7 */
- /* .. .. ==> 0XF800601C[9:5] = 0x00000007U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x000000E0U */
- /* .. .. reg_ddrc_wr2rd = 0xe */
- /* .. .. ==> 0XF800601C[14:10] = 0x0000000EU */
- /* .. .. ==> MASK : 0x00007C00U VAL : 0x00003800U */
- /* .. .. reg_ddrc_t_xp = 0x4 */
- /* .. .. ==> 0XF800601C[19:15] = 0x00000004U */
- /* .. .. ==> MASK : 0x000F8000U VAL : 0x00020000U */
- /* .. .. reg_ddrc_pad_pd = 0x0 */
- /* .. .. ==> 0XF800601C[22:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00700000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd2pre = 0x4 */
- /* .. .. ==> 0XF800601C[27:23] = 0x00000004U */
- /* .. .. ==> MASK : 0x0F800000U VAL : 0x02000000U */
- /* .. .. reg_ddrc_t_rcd = 0x7 */
- /* .. .. ==> 0XF800601C[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU, 0x720238E5U),
- /* .. .. reg_ddrc_t_ccd = 0x4 */
- /* .. .. ==> 0XF8006020[4:2] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000001CU VAL : 0x00000010U */
- /* .. .. reg_ddrc_t_rrd = 0x6 */
- /* .. .. ==> 0XF8006020[7:5] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000E0U VAL : 0x000000C0U */
- /* .. .. reg_ddrc_refresh_margin = 0x2 */
- /* .. .. ==> 0XF8006020[11:8] = 0x00000002U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U */
- /* .. .. reg_ddrc_t_rp = 0x7 */
- /* .. .. ==> 0XF8006020[15:12] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00007000U */
- /* .. .. reg_ddrc_refresh_to_x32 = 0x8 */
- /* .. .. ==> 0XF8006020[20:16] = 0x00000008U */
- /* .. .. ==> MASK : 0x001F0000U VAL : 0x00080000U */
- /* .. .. reg_ddrc_sdram = 0x1 */
- /* .. .. ==> 0XF8006020[21:21] = 0x00000001U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00200000U */
- /* .. .. reg_ddrc_mobile = 0x0 */
- /* .. .. ==> 0XF8006020[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_clock_stop_en = 0x0 */
- /* .. .. ==> 0XF8006020[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_read_latency = 0x7 */
- /* .. .. ==> 0XF8006020[28:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x1F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_mode_ddr1_ddr2 = 0x1 */
- /* .. .. ==> 0XF8006020[29:29] = 0x00000001U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x20000000U */
- /* .. .. reg_ddrc_dis_pad_pd = 0x0 */
- /* .. .. ==> 0XF8006020[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_loopback = 0x0 */
- /* .. .. ==> 0XF8006020[31:31] = 0x00000000U */
- /* .. .. ==> MASK : 0x80000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006020, 0xFFFFFFFCU, 0x272872D0U),
- /* .. .. reg_ddrc_en_2t_timing_mode = 0x0 */
- /* .. .. ==> 0XF8006024[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_prefer_write = 0x0 */
- /* .. .. ==> 0XF8006024[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_max_rank_rd = 0xf */
- /* .. .. ==> 0XF8006024[5:2] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0000003CU VAL : 0x0000003CU */
- /* .. .. reg_ddrc_mr_wr = 0x0 */
- /* .. .. ==> 0XF8006024[6:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_addr = 0x0 */
- /* .. .. ==> 0XF8006024[8:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_data = 0x0 */
- /* .. .. ==> 0XF8006024[24:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x01FFFE00U VAL : 0x00000000U */
- /* .. .. ddrc_reg_mr_wr_busy = 0x0 */
- /* .. .. ==> 0XF8006024[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_type = 0x0 */
- /* .. .. ==> 0XF8006024[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr_rdata_valid = 0x0 */
- /* .. .. ==> 0XF8006024[27:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006024, 0x0FFFFFFFU, 0x0000003CU),
- /* .. .. reg_ddrc_final_wait_x32 = 0x7 */
- /* .. .. ==> 0XF8006028[6:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000007FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_pre_ocd_x32 = 0x0 */
- /* .. .. ==> 0XF8006028[10:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000780U VAL : 0x00000000U */
- /* .. .. reg_ddrc_t_mrd = 0x4 */
- /* .. .. ==> 0XF8006028[13:11] = 0x00000004U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006028, 0x00003FFFU, 0x00002007U),
- /* .. .. reg_ddrc_emr2 = 0x8 */
- /* .. .. ==> 0XF800602C[15:0] = 0x00000008U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000008U */
- /* .. .. reg_ddrc_emr3 = 0x0 */
- /* .. .. ==> 0XF800602C[31:16] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU, 0x00000008U),
- /* .. .. reg_ddrc_mr = 0x930 */
- /* .. .. ==> 0XF8006030[15:0] = 0x00000930U */
- /* .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000930U */
- /* .. .. reg_ddrc_emr = 0x4 */
- /* .. .. ==> 0XF8006030[31:16] = 0x00000004U */
- /* .. .. ==> MASK : 0xFFFF0000U VAL : 0x00040000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU, 0x00040930U),
- /* .. .. reg_ddrc_burst_rdwr = 0x4 */
- /* .. .. ==> 0XF8006034[3:0] = 0x00000004U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000004U */
- /* .. .. reg_ddrc_pre_cke_x1024 = 0x167 */
- /* .. .. ==> 0XF8006034[13:4] = 0x00000167U */
- /* .. .. ==> MASK : 0x00003FF0U VAL : 0x00001670U */
- /* .. .. reg_ddrc_post_cke_x1024 = 0x1 */
- /* .. .. ==> 0XF8006034[25:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00010000U */
- /* .. .. reg_ddrc_burstchop = 0x0 */
- /* .. .. ==> 0XF8006034[28:28] = 0x00000000U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU, 0x00011674U),
- /* .. .. reg_ddrc_force_low_pri_n = 0x0 */
- /* .. .. ==> 0XF8006038[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_dq = 0x0 */
- /* .. .. ==> 0XF8006038[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_debug_mode = 0x0 */
- /* .. .. ==> 0XF8006038[6:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000040U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_level_start = 0x0 */
- /* .. .. ==> 0XF8006038[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_level_start = 0x0 */
- /* .. .. ==> 0XF8006038[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_phy_dq0_wait_t = 0x0 */
- /* .. .. ==> 0XF8006038[12:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001E00U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006038, 0x00001FC3U, 0x00000000U),
- /* .. .. reg_ddrc_addrmap_bank_b0 = 0x7 */
- /* .. .. ==> 0XF800603C[3:0] = 0x00000007U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000007U */
- /* .. .. reg_ddrc_addrmap_bank_b1 = 0x7 */
- /* .. .. ==> 0XF800603C[7:4] = 0x00000007U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000070U */
- /* .. .. reg_ddrc_addrmap_bank_b2 = 0x7 */
- /* .. .. ==> 0XF800603C[11:8] = 0x00000007U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000700U */
- /* .. .. reg_ddrc_addrmap_col_b5 = 0x0 */
- /* .. .. ==> 0XF800603C[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b6 = 0x0 */
- /* .. .. ==> 0XF800603C[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU, 0x00000777U),
- /* .. .. reg_ddrc_addrmap_col_b2 = 0x0 */
- /* .. .. ==> 0XF8006040[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b3 = 0x0 */
- /* .. .. ==> 0XF8006040[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b4 = 0x0 */
- /* .. .. ==> 0XF8006040[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b7 = 0x0 */
- /* .. .. ==> 0XF8006040[15:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b8 = 0x0 */
- /* .. .. ==> 0XF8006040[19:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_addrmap_col_b9 = 0xf */
- /* .. .. ==> 0XF8006040[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_col_b10 = 0xf */
- /* .. .. ==> 0XF8006040[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. reg_ddrc_addrmap_col_b11 = 0xf */
- /* .. .. ==> 0XF8006040[31:28] = 0x0000000FU */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0xF0000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU, 0xFFF00000U),
- /* .. .. reg_ddrc_addrmap_row_b0 = 0x6 */
- /* .. .. ==> 0XF8006044[3:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_addrmap_row_b1 = 0x6 */
- /* .. .. ==> 0XF8006044[7:4] = 0x00000006U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_addrmap_row_b2_11 = 0x6 */
- /* .. .. ==> 0XF8006044[11:8] = 0x00000006U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000600U */
- /* .. .. reg_ddrc_addrmap_row_b12 = 0x6 */
- /* .. .. ==> 0XF8006044[15:12] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00006000U */
- /* .. .. reg_ddrc_addrmap_row_b13 = 0x6 */
- /* .. .. ==> 0XF8006044[19:16] = 0x00000006U */
- /* .. .. ==> MASK : 0x000F0000U VAL : 0x00060000U */
- /* .. .. reg_ddrc_addrmap_row_b14 = 0xf */
- /* .. .. ==> 0XF8006044[23:20] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00F00000U VAL : 0x00F00000U */
- /* .. .. reg_ddrc_addrmap_row_b15 = 0xf */
- /* .. .. ==> 0XF8006044[27:24] = 0x0000000FU */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x0F000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU, 0x0FF66666U),
- /* .. .. reg_ddrc_rank0_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank0_wr_odt = 0x1 */
- /* .. .. ==> 0XF8006048[5:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000038U VAL : 0x00000008U */
- /* .. .. reg_ddrc_rank1_rd_odt = 0x1 */
- /* .. .. ==> 0XF8006048[8:6] = 0x00000001U */
- /* .. .. ==> MASK : 0x000001C0U VAL : 0x00000040U */
- /* .. .. reg_ddrc_rank1_wr_odt = 0x1 */
- /* .. .. ==> 0XF8006048[11:9] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. .. reg_phy_rd_local_odt = 0x0 */
- /* .. .. ==> 0XF8006048[13:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00003000U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[15:14] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000C000U VAL : 0x0000C000U */
- /* .. .. reg_phy_idle_local_odt = 0x3 */
- /* .. .. ==> 0XF8006048[17:16] = 0x00000003U */
- /* .. .. ==> MASK : 0x00030000U VAL : 0x00030000U */
- /* .. .. reg_ddrc_rank2_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[20:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x001C0000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank2_wr_odt = 0x0 */
- /* .. .. ==> 0XF8006048[23:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00E00000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank3_rd_odt = 0x0 */
- /* .. .. ==> 0XF8006048[26:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rank3_wr_odt = 0x0 */
- /* .. .. ==> 0XF8006048[29:27] = 0x00000000U */
- /* .. .. ==> MASK : 0x38000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006048, 0x3FFFFFFFU, 0x0003C248U),
- /* .. .. reg_phy_rd_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_wr_cmd_to_data = 0x0 */
- /* .. .. ==> 0XF8006050[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_phy_rdc_we_to_re_delay = 0x8 */
- /* .. .. ==> 0XF8006050[11:8] = 0x00000008U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000800U */
- /* .. .. reg_phy_rdc_fifo_rst_disable = 0x0 */
- /* .. .. ==> 0XF8006050[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_phy_use_fixed_re = 0x1 */
- /* .. .. ==> 0XF8006050[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_rdc_fifo_rst_err_cnt_clr = 0x0 */
- /* .. .. ==> 0XF8006050[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_dis_phy_ctrl_rstn = 0x0 */
- /* .. .. ==> 0XF8006050[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_phy_clk_stall_level = 0x0 */
- /* .. .. ==> 0XF8006050[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[27:24] = 0x00000007U */
- /* .. .. ==> MASK : 0x0F000000U VAL : 0x07000000U */
- /* .. .. reg_phy_wrlvl_num_of_dq0 = 0x7 */
- /* .. .. ==> 0XF8006050[31:28] = 0x00000007U */
- /* .. .. ==> MASK : 0xF0000000U VAL : 0x70000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU, 0x77010800U),
- /* .. .. reg_ddrc_dll_calib_to_min_x1024 = 0x1 */
- /* .. .. ==> 0XF8006058[7:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000001U */
- /* .. .. reg_ddrc_dll_calib_to_max_x1024 = 0x1 */
- /* .. .. ==> 0XF8006058[15:8] = 0x00000001U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00000100U */
- /* .. .. reg_ddrc_dis_dll_calib = 0x0 */
- /* .. .. ==> 0XF8006058[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006058, 0x0001FFFFU, 0x00000101U),
- /* .. .. reg_ddrc_rd_odt_delay = 0x3 */
- /* .. .. ==> 0XF800605C[3:0] = 0x00000003U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000003U */
- /* .. .. reg_ddrc_wr_odt_delay = 0x0 */
- /* .. .. ==> 0XF800605C[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rd_odt_hold = 0x0 */
- /* .. .. ==> 0XF800605C[11:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000F00U VAL : 0x00000000U */
- /* .. .. reg_ddrc_wr_odt_hold = 0x5 */
- /* .. .. ==> 0XF800605C[15:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000F000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU, 0x00005003U),
- /* .. .. reg_ddrc_pageclose = 0x0 */
- /* .. .. ==> 0XF8006060[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_lpr_num_entries = 0x1f */
- /* .. .. ==> 0XF8006060[6:1] = 0x0000001FU */
- /* .. .. ==> MASK : 0x0000007EU VAL : 0x0000003EU */
- /* .. .. reg_ddrc_auto_pre_en = 0x0 */
- /* .. .. ==> 0XF8006060[7:7] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. .. reg_ddrc_refresh_update_level = 0x0 */
- /* .. .. ==> 0XF8006060[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_wc = 0x0 */
- /* .. .. ==> 0XF8006060[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_collision_page_opt = 0x0 */
- /* .. .. ==> 0XF8006060[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_ddrc_selfref_en = 0x0 */
- /* .. .. ==> 0XF8006060[12:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006060, 0x000017FFU, 0x0000003EU),
- /* .. .. reg_ddrc_go2critical_hysteresis = 0x0 */
- /* .. .. ==> 0XF8006064[12:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00001FE0U VAL : 0x00000000U */
- /* .. .. reg_arb_go2critical_en = 0x1 */
- /* .. .. ==> 0XF8006064[17:17] = 0x00000001U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00020000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006064, 0x00021FE0U, 0x00020000U),
- /* .. .. reg_ddrc_wrlvl_ww = 0x41 */
- /* .. .. ==> 0XF8006068[7:0] = 0x00000041U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000041U */
- /* .. .. reg_ddrc_rdlvl_rr = 0x41 */
- /* .. .. ==> 0XF8006068[15:8] = 0x00000041U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00004100U */
- /* .. .. reg_ddrc_dfi_t_wlmrd = 0x28 */
- /* .. .. ==> 0XF8006068[25:16] = 0x00000028U */
- /* .. .. ==> MASK : 0x03FF0000U VAL : 0x00280000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU, 0x00284141U),
- /* .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10 */
- /* .. .. ==> 0XF800606C[7:0] = 0x00000010U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000010U */
- /* .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16 */
- /* .. .. ==> 0XF800606C[15:8] = 0x00000016U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00001600U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU, 0x00001610U),
- /* .. .. refresh_timer0_start_value_x32 = 0x0 */
- /* .. .. ==> 0XF80060A0[11:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x00000000U */
- /* .. .. refresh_timer1_start_value_x32 = 0x8 */
- /* .. .. ==> 0XF80060A0[23:12] = 0x00000008U */
- /* .. .. ==> MASK : 0x00FFF000U VAL : 0x00008000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A0, 0x00FFFFFFU, 0x00008000U),
- /* .. .. reg_ddrc_dis_auto_zq = 0x0 */
- /* .. .. ==> 0XF80060A4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_ddr3 = 0x1 */
- /* .. .. ==> 0XF80060A4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. reg_ddrc_t_mod = 0x200 */
- /* .. .. ==> 0XF80060A4[11:2] = 0x00000200U */
- /* .. .. ==> MASK : 0x00000FFCU VAL : 0x00000800U */
- /* .. .. reg_ddrc_t_zq_long_nop = 0x200 */
- /* .. .. ==> 0XF80060A4[21:12] = 0x00000200U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00200000U */
- /* .. .. reg_ddrc_t_zq_short_nop = 0x40 */
- /* .. .. ==> 0XF80060A4[31:22] = 0x00000040U */
- /* .. .. ==> MASK : 0xFFC00000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU, 0x10200802U),
- /* .. .. t_zq_short_interval_x1024 = 0xc845 */
- /* .. .. ==> 0XF80060A8[19:0] = 0x0000C845U */
- /* .. .. ==> MASK : 0x000FFFFFU VAL : 0x0000C845U */
- /* .. .. dram_rstn_x1024 = 0x67 */
- /* .. .. ==> 0XF80060A8[27:20] = 0x00000067U */
- /* .. .. ==> MASK : 0x0FF00000U VAL : 0x06700000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU, 0x0670C845U),
- /* .. .. deeppowerdown_en = 0x0 */
- /* .. .. ==> 0XF80060AC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. deeppowerdown_to_x1024 = 0xff */
- /* .. .. ==> 0XF80060AC[8:1] = 0x000000FFU */
- /* .. .. ==> MASK : 0x000001FEU VAL : 0x000001FEU */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060AC, 0x000001FFU, 0x000001FEU),
- /* .. .. dfi_wrlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00000FFFU VAL : 0x00000FFFU */
- /* .. .. dfi_rdlvl_max_x1024 = 0xfff */
- /* .. .. ==> 0XF80060B0[23:12] = 0x00000FFFU */
- /* .. .. ==> MASK : 0x00FFF000U VAL : 0x00FFF000U */
- /* .. .. ddrc_reg_twrlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. ddrc_reg_trdlvl_max_error = 0x0 */
- /* .. .. ==> 0XF80060B0[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dfi_wr_level_en = 0x1 */
- /* .. .. ==> 0XF80060B0[26:26] = 0x00000001U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x04000000U */
- /* .. .. reg_ddrc_dfi_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF80060B0[27:27] = 0x00000001U */
- /* .. .. ==> MASK : 0x08000000U VAL : 0x08000000U */
- /* .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1 */
- /* .. .. ==> 0XF80060B0[28:28] = 0x00000001U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU, 0x1CFFFFFFU),
- /* .. .. reg_ddrc_2t_delay = 0x0 */
- /* .. .. ==> 0XF80060B4[8:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000001FFU VAL : 0x00000000U */
- /* .. .. reg_ddrc_skip_ocd = 0x1 */
- /* .. .. ==> 0XF80060B4[9:9] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. .. reg_ddrc_dis_pre_bypass = 0x0 */
- /* .. .. ==> 0XF80060B4[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B4, 0x000007FFU, 0x00000200U),
- /* .. .. reg_ddrc_dfi_t_rddata_en = 0x6 */
- /* .. .. ==> 0XF80060B8[4:0] = 0x00000006U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000006U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_min = 0x3 */
- /* .. .. ==> 0XF80060B8[14:5] = 0x00000003U */
- /* .. .. ==> MASK : 0x00007FE0U VAL : 0x00000060U */
- /* .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40 */
- /* .. .. ==> 0XF80060B8[24:15] = 0x00000040U */
- /* .. .. ==> MASK : 0x01FF8000U VAL : 0x00200000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU, 0x00200066U),
- /* .. .. START: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 1 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000003U),
- /* .. .. FINISH: RESET ECC ERROR */
- /* .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. Clear_Correctable_DRAM_ECC_error = 0x0 */
- /* .. .. ==> 0XF80060C4[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C4, 0x00000003U, 0x00000000U),
- /* .. .. CORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060C8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. ECC_CORRECTED_BIT_NUM = 0x0 */
- /* .. .. ==> 0XF80060C8[7:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FEU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060C8, 0x000000FFU, 0x00000000U),
- /* .. .. UNCORR_ECC_LOG_VALID = 0x0 */
- /* .. .. ==> 0XF80060DC[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060DC, 0x00000001U, 0x00000000U),
- /* .. .. STAT_NUM_CORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[15:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000FF00U VAL : 0x00000000U */
- /* .. .. STAT_NUM_UNCORR_ERR = 0x0 */
- /* .. .. ==> 0XF80060F0[7:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU, 0x00000000U),
- /* .. .. reg_ddrc_ecc_mode = 0x0 */
- /* .. .. ==> 0XF80060F4[2:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_scrub = 0x1 */
- /* .. .. ==> 0XF80060F4[3:3] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000008U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80060F4, 0x0000000FU, 0x00000008U),
- /* .. .. reg_phy_dif_on = 0x0 */
- /* .. .. ==> 0XF8006114[3:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000000U */
- /* .. .. reg_phy_dif_off = 0x0 */
- /* .. .. ==> 0XF8006114[7:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006114, 0x000000FFU, 0x00000000U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006118[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006118[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006118[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006118[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006118[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006118[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006118[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006118, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF800611C[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF800611C[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF800611C[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF800611C[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF800611C[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF800611C[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF800611C[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800611C, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006120[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006120[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006120[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006120[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006120[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006120[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006120[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006120, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_data_slice_in_use = 0x1 */
- /* .. .. ==> 0XF8006124[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_phy_rdlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_wrlvl_inc_mode = 0x0 */
- /* .. .. ==> 0XF8006124[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_tx = 0x0 */
- /* .. .. ==> 0XF8006124[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_board_lpbk_rx = 0x0 */
- /* .. .. ==> 0XF8006124[5:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_shift_dq = 0x0 */
- /* .. .. ==> 0XF8006124[14:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x00007FC0U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_err_clr = 0x0 */
- /* .. .. ==> 0XF8006124[23:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00FF8000U VAL : 0x00000000U */
- /* .. .. reg_phy_dq_offset = 0x40 */
- /* .. .. ==> 0XF8006124[30:24] = 0x00000040U */
- /* .. .. ==> MASK : 0x7F000000U VAL : 0x40000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006124, 0x7FFFFFFFU, 0x40000001U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF800612C[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8f */
- /* .. .. ==> 0XF800612C[19:10] = 0x0000008FU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00023C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU, 0x00023C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006130[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8a */
- /* .. .. ==> 0XF8006130[19:10] = 0x0000008AU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU, 0x00022800U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006134[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x8b */
- /* .. .. ==> 0XF8006134[19:10] = 0x0000008BU */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00022C00U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU, 0x00022C00U),
- /* .. .. reg_phy_wrlvl_init_ratio = 0x0 */
- /* .. .. ==> 0XF8006138[9:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000000U */
- /* .. .. reg_phy_gatelvl_init_ratio = 0x92 */
- /* .. .. ==> 0XF8006138[19:10] = 0x00000092U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00024800U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU, 0x00024800U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006140[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006140[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006140[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006144[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006144[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006144[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF8006148[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006148[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006148[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_rd_dqs_slave_ratio = 0x35 */
- /* .. .. ==> 0XF800614C[9:0] = 0x00000035U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000035U */
- /* .. .. reg_phy_rd_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800614C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_rd_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800614C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU, 0x00000035U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x77 */
- /* .. .. ==> 0XF8006154[9:0] = 0x00000077U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000077U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006154[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006154[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU, 0x00000077U),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF8006158[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006158[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006158[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x7c */
- /* .. .. ==> 0XF800615C[9:0] = 0x0000007CU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x0000007CU */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF800615C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF800615C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU, 0x0000007CU),
- /* .. .. reg_phy_wr_dqs_slave_ratio = 0x75 */
- /* .. .. ==> 0XF8006160[9:0] = 0x00000075U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x00000075U */
- /* .. .. reg_phy_wr_dqs_slave_force = 0x0 */
- /* .. .. ==> 0XF8006160[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_dqs_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006160[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU, 0x00000075U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe4 */
- /* .. .. ==> 0XF8006168[10:0] = 0x000000E4U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E4U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006168[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006168[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU, 0x000000E4U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xdf */
- /* .. .. ==> 0XF800616C[10:0] = 0x000000DFU */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000DFU */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF800616C[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF800616C[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU, 0x000000DFU),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe0 */
- /* .. .. ==> 0XF8006170[10:0] = 0x000000E0U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E0U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006170[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006170[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU, 0x000000E0U),
- /* .. .. reg_phy_fifo_we_slave_ratio = 0xe7 */
- /* .. .. ==> 0XF8006174[10:0] = 0x000000E7U */
- /* .. .. ==> MASK : 0x000007FFU VAL : 0x000000E7U */
- /* .. .. reg_phy_fifo_we_in_force = 0x0 */
- /* .. .. ==> 0XF8006174[11:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. .. reg_phy_fifo_we_in_delay = 0x0 */
- /* .. .. ==> 0XF8006174[20:12] = 0x00000000U */
- /* .. .. ==> MASK : 0x001FF000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU, 0x000000E7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb7 */
- /* .. .. ==> 0XF800617C[9:0] = 0x000000B7U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B7U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF800617C[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF800617C[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU, 0x000000B7U),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006180[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006180[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006180[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xbc */
- /* .. .. ==> 0XF8006184[9:0] = 0x000000BCU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000BCU */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006184[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006184[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU, 0x000000BCU),
- /* .. .. reg_phy_wr_data_slave_ratio = 0xb5 */
- /* .. .. ==> 0XF8006188[9:0] = 0x000000B5U */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000000B5U */
- /* .. .. reg_phy_wr_data_slave_force = 0x0 */
- /* .. .. ==> 0XF8006188[10:10] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. .. reg_phy_wr_data_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006188[19:11] = 0x00000000U */
- /* .. .. ==> MASK : 0x000FF800U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU, 0x000000B5U),
- /* .. .. reg_phy_loopback = 0x0 */
- /* .. .. ==> 0XF8006190[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_phy_bl2 = 0x0 */
- /* .. .. ==> 0XF8006190[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_phy_at_spd_atpg = 0x0 */
- /* .. .. ==> 0XF8006190[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_enable = 0x0 */
- /* .. .. ==> 0XF8006190[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_force_err = 0x0 */
- /* .. .. ==> 0XF8006190[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. reg_phy_bist_mode = 0x0 */
- /* .. .. ==> 0XF8006190[6:5] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. .. reg_phy_invert_clkout = 0x1 */
- /* .. .. ==> 0XF8006190[7:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. .. reg_phy_all_dq_mpr_rd_resp = 0x0 */
- /* .. .. ==> 0XF8006190[8:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. .. reg_phy_sel_logic = 0x0 */
- /* .. .. ==> 0XF8006190[9:9] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_ratio = 0x100 */
- /* .. .. ==> 0XF8006190[19:10] = 0x00000100U */
- /* .. .. ==> MASK : 0x000FFC00U VAL : 0x00040000U */
- /* .. .. reg_phy_ctrl_slave_force = 0x0 */
- /* .. .. ==> 0XF8006190[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006190[27:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x0FE00000U VAL : 0x00000000U */
- /* .. .. reg_phy_use_rank0_delays = 0x1 */
- /* .. .. ==> 0XF8006190[28:28] = 0x00000001U */
- /* .. .. ==> MASK : 0x10000000U VAL : 0x10000000U */
- /* .. .. reg_phy_lpddr = 0x0 */
- /* .. .. ==> 0XF8006190[29:29] = 0x00000000U */
- /* .. .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. .. reg_phy_cmd_latency = 0x0 */
- /* .. .. ==> 0XF8006190[30:30] = 0x00000000U */
- /* .. .. ==> MASK : 0x40000000U VAL : 0x00000000U */
- /* .. .. reg_phy_int_lpbk = 0x0 */
- /* .. .. ==> 0XF8006190[31:31] = 0x00000000U */
- /* .. .. ==> MASK : 0x80000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006190, 0xFFFFFFFFU, 0x10040080U),
- /* .. .. reg_phy_wr_rl_delay = 0x2 */
- /* .. .. ==> 0XF8006194[4:0] = 0x00000002U */
- /* .. .. ==> MASK : 0x0000001FU VAL : 0x00000002U */
- /* .. .. reg_phy_rd_rl_delay = 0x4 */
- /* .. .. ==> 0XF8006194[9:5] = 0x00000004U */
- /* .. .. ==> MASK : 0x000003E0U VAL : 0x00000080U */
- /* .. .. reg_phy_dll_lock_diff = 0xf */
- /* .. .. ==> 0XF8006194[13:10] = 0x0000000FU */
- /* .. .. ==> MASK : 0x00003C00U VAL : 0x00003C00U */
- /* .. .. reg_phy_use_wr_level = 0x1 */
- /* .. .. ==> 0XF8006194[14:14] = 0x00000001U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00004000U */
- /* .. .. reg_phy_use_rd_dqs_gate_level = 0x1 */
- /* .. .. ==> 0XF8006194[15:15] = 0x00000001U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00008000U */
- /* .. .. reg_phy_use_rd_data_eye_level = 0x1 */
- /* .. .. ==> 0XF8006194[16:16] = 0x00000001U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00010000U */
- /* .. .. reg_phy_dis_calib_rst = 0x0 */
- /* .. .. ==> 0XF8006194[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_phy_ctrl_slave_delay = 0x0 */
- /* .. .. ==> 0XF8006194[19:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU, 0x0001FC82U),
- /* .. .. reg_arb_page_addr_mask = 0x0 */
- /* .. .. ==> 0XF8006204[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006208[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006208[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006208[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006208, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF800620C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF800620C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF800620C[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800620C, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006210[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006210[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006210[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006210, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_wr_portn = 0x3ff */
- /* .. .. ==> 0XF8006214[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_wr_portn = 0x0 */
- /* .. .. ==> 0XF8006214[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_rmw_portn = 0x1 */
- /* .. .. ==> 0XF8006214[19:19] = 0x00000001U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006214, 0x000F03FFU, 0x000803FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006218[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006218[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006218, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF800621C[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF800621C[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF800621C, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006220[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006220[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006220, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_arb_pri_rd_portn = 0x3ff */
- /* .. .. ==> 0XF8006224[9:0] = 0x000003FFU */
- /* .. .. ==> MASK : 0x000003FFU VAL : 0x000003FFU */
- /* .. .. reg_arb_disable_aging_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. reg_arb_disable_urgent_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[17:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. .. reg_arb_dis_page_match_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[18:18] = 0x00000000U */
- /* .. .. ==> MASK : 0x00040000U VAL : 0x00000000U */
- /* .. .. reg_arb_set_hpr_rd_portn = 0x0 */
- /* .. .. ==> 0XF8006224[19:19] = 0x00000000U */
- /* .. .. ==> MASK : 0x00080000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006224, 0x000F03FFU, 0x000003FFU),
- /* .. .. reg_ddrc_lpddr2 = 0x0 */
- /* .. .. ==> 0XF80062A8[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. reg_ddrc_per_bank_refresh = 0x0 */
- /* .. .. ==> 0XF80062A8[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_derate_enable = 0x0 */
- /* .. .. ==> 0XF80062A8[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. reg_ddrc_mr4_margin = 0x0 */
- /* .. .. ==> 0XF80062A8[11:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062A8, 0x00000FF7U, 0x00000000U),
- /* .. .. reg_ddrc_mr4_read_interval = 0x0 */
- /* .. .. ==> 0XF80062AC[31:0] = 0x00000000U */
- /* .. .. ==> MASK : 0xFFFFFFFFU VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU, 0x00000000U),
- /* .. .. reg_ddrc_min_stable_clock_x1 = 0x5 */
- /* .. .. ==> 0XF80062B0[3:0] = 0x00000005U */
- /* .. .. ==> MASK : 0x0000000FU VAL : 0x00000005U */
- /* .. .. reg_ddrc_idle_after_reset_x32 = 0x12 */
- /* .. .. ==> 0XF80062B0[11:4] = 0x00000012U */
- /* .. .. ==> MASK : 0x00000FF0U VAL : 0x00000120U */
- /* .. .. reg_ddrc_t_mrw = 0x5 */
- /* .. .. ==> 0XF80062B0[21:12] = 0x00000005U */
- /* .. .. ==> MASK : 0x003FF000U VAL : 0x00005000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU, 0x00005125U),
- /* .. .. reg_ddrc_max_auto_init_x1024 = 0xa6 */
- /* .. .. ==> 0XF80062B4[7:0] = 0x000000A6U */
- /* .. .. ==> MASK : 0x000000FFU VAL : 0x000000A6U */
- /* .. .. reg_ddrc_dev_zqinit_x32 = 0x12 */
- /* .. .. ==> 0XF80062B4[17:8] = 0x00000012U */
- /* .. .. ==> MASK : 0x0003FF00U VAL : 0x00001200U */
- /* .. .. */
- EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU, 0x000012A6U),
- /* .. .. START: POLL ON DCI STATUS */
- /* .. .. DONE = 1 */
- /* .. .. ==> 0XF8000B74[13:13] = 0x00000001U */
- /* .. .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
- /* .. .. FINISH: POLL ON DCI STATUS */
- /* .. .. START: UNLOCK DDR */
- /* .. .. reg_ddrc_soft_rstb = 0x1 */
- /* .. .. ==> 0XF8006000[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. reg_ddrc_powerdown_en = 0x0 */
- /* .. .. ==> 0XF8006000[1:1] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. .. reg_ddrc_data_bus_width = 0x0 */
- /* .. .. ==> 0XF8006000[3:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x0000000CU VAL : 0x00000000U */
- /* .. .. reg_ddrc_burst8_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[6:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000070U VAL : 0x00000000U */
- /* .. .. reg_ddrc_rdwr_idle_gap = 1 */
- /* .. .. ==> 0XF8006000[13:7] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003F80U VAL : 0x00000080U */
- /* .. .. reg_ddrc_dis_rd_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[14:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_act_bypass = 0x0 */
- /* .. .. ==> 0XF8006000[15:15] = 0x00000000U */
- /* .. .. ==> MASK : 0x00008000U VAL : 0x00000000U */
- /* .. .. reg_ddrc_dis_auto_refresh = 0x0 */
- /* .. .. ==> 0XF8006000[16:16] = 0x00000000U */
- /* .. .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU, 0x00000081U),
- /* .. .. FINISH: UNLOCK DDR */
- /* .. .. START: CHECK DDR STATUS */
- /* .. .. ddrc_reg_operating_mode = 1 */
- /* .. .. ==> 0XF8006054[2:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000007U VAL : 0x00000001U */
- /* .. .. */
- EMIT_MASKPOLL(0XF8006054, 0x00000007U),
- /* .. .. FINISH: CHECK DDR STATUS */
- /* .. FINISH: DDR INITIALIZATION */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_mio_init_data_1_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: OCM REMAPPING */
- /* .. VREF_EN = 0x1 */
- /* .. ==> 0XF8000B00[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. VREF_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. CLK_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. SRSTN_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B00[9:9] = 0x00000000U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B00, 0x00000303U, 0x00000001U),
- /* .. FINISH: OCM REMAPPING */
- /* .. START: DDRIOB SETTINGS */
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B40[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B40[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B40[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B40[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B40[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B40[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B40[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU, 0x00000600U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B44[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B44[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B44[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B44[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B44[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B44[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B44[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU, 0x00000600U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B48[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B48[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B48[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B48[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B48[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B48[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B48[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU, 0x00000672U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B4C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x1 */
- /* .. ==> 0XF8000B4C[2:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000002U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B4C[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B4C[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B4C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B4C[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B4C[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU, 0x00000672U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B50[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B50[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B50[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B50[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B50[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B50[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B50[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU, 0x00000674U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B54[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x2 */
- /* .. ==> 0XF8000B54[2:1] = 0x00000002U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000004U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B54[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x1 */
- /* .. ==> 0XF8000B54[4:4] = 0x00000001U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000010U */
- /* .. DCR_TYPE = 0x3 */
- /* .. ==> 0XF8000B54[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. IBUF_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B54[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B54[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU, 0x00000674U),
- /* .. INP_POWER = 0x0 */
- /* .. ==> 0XF8000B58[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. INP_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[2:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000006U VAL : 0x00000000U */
- /* .. DCI_UPDATE = 0x0 */
- /* .. ==> 0XF8000B58[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. TERM_EN = 0x0 */
- /* .. ==> 0XF8000B58[4:4] = 0x00000000U */
- /* .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. DCR_TYPE = 0x0 */
- /* .. ==> 0XF8000B58[6:5] = 0x00000000U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000000U */
- /* .. IBUF_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[7:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000000U */
- /* .. TERM_DISABLE_MODE = 0x0 */
- /* .. ==> 0XF8000B58[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. OUTPUT_EN = 0x3 */
- /* .. ==> 0XF8000B58[10:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000600U VAL : 0x00000600U */
- /* .. PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B58[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU, 0x00000600U),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B5C[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B5C[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x3 */
- /* .. ==> 0XF8000B5C[18:14] = 0x00000003U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x0000C000U */
- /* .. SLEW_N = 0x3 */
- /* .. ==> 0XF8000B5C[23:19] = 0x00000003U */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00180000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B5C[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B5C[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU, 0x0018C61CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B60[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B60[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B60[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B60[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B60[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B60[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B64[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B64[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B64[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B64[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B64[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B64[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. DRIVE_P = 0x1c */
- /* .. ==> 0XF8000B68[6:0] = 0x0000001CU */
- /* .. ==> MASK : 0x0000007FU VAL : 0x0000001CU */
- /* .. DRIVE_N = 0xc */
- /* .. ==> 0XF8000B68[13:7] = 0x0000000CU */
- /* .. ==> MASK : 0x00003F80U VAL : 0x00000600U */
- /* .. SLEW_P = 0x6 */
- /* .. ==> 0XF8000B68[18:14] = 0x00000006U */
- /* .. ==> MASK : 0x0007C000U VAL : 0x00018000U */
- /* .. SLEW_N = 0x1f */
- /* .. ==> 0XF8000B68[23:19] = 0x0000001FU */
- /* .. ==> MASK : 0x00F80000U VAL : 0x00F80000U */
- /* .. GTL = 0x0 */
- /* .. ==> 0XF8000B68[26:24] = 0x00000000U */
- /* .. ==> MASK : 0x07000000U VAL : 0x00000000U */
- /* .. RTERM = 0x0 */
- /* .. ==> 0XF8000B68[31:27] = 0x00000000U */
- /* .. ==> MASK : 0xF8000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU, 0x00F9861CU),
- /* .. VREF_INT_EN = 0x0 */
- /* .. ==> 0XF8000B6C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. VREF_SEL = 0x0 */
- /* .. ==> 0XF8000B6C[4:1] = 0x00000000U */
- /* .. ==> MASK : 0x0000001EU VAL : 0x00000000U */
- /* .. VREF_EXT_EN = 0x3 */
- /* .. ==> 0XF8000B6C[6:5] = 0x00000003U */
- /* .. ==> MASK : 0x00000060U VAL : 0x00000060U */
- /* .. VREF_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[8:7] = 0x00000000U */
- /* .. ==> MASK : 0x00000180U VAL : 0x00000000U */
- /* .. REFIO_EN = 0x1 */
- /* .. ==> 0XF8000B6C[9:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000200U */
- /* .. REFIO_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DRST_B_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. CKE_PULLUP_EN = 0x0 */
- /* .. ==> 0XF8000B6C[14:14] = 0x00000000U */
- /* .. ==> MASK : 0x00004000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B6C, 0x000073FFU, 0x00000260U),
- /* .. .. START: ASSERT RESET */
- /* .. .. RESET = 1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000021U, 0x00000021U),
- /* .. .. FINISH: ASSERT RESET */
- /* .. .. START: DEASSERT RESET */
- /* .. .. RESET = 0 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x00000021U, 0x00000020U),
- /* .. .. FINISH: DEASSERT RESET */
- /* .. .. RESET = 0x1 */
- /* .. .. ==> 0XF8000B70[0:0] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. .. ENABLE = 0x1 */
- /* .. .. ==> 0XF8000B70[1:1] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. .. VRP_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[2:2] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. .. VRN_TRI = 0x0 */
- /* .. .. ==> 0XF8000B70[3:3] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. .. VRP_OUT = 0x0 */
- /* .. .. ==> 0XF8000B70[4:4] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000010U VAL : 0x00000000U */
- /* .. .. VRN_OUT = 0x1 */
- /* .. .. ==> 0XF8000B70[5:5] = 0x00000001U */
- /* .. .. ==> MASK : 0x00000020U VAL : 0x00000020U */
- /* .. .. NREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[7:6] = 0x00000000U */
- /* .. .. ==> MASK : 0x000000C0U VAL : 0x00000000U */
- /* .. .. NREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[10:8] = 0x00000000U */
- /* .. .. ==> MASK : 0x00000700U VAL : 0x00000000U */
- /* .. .. NREF_OPT4 = 0x1 */
- /* .. .. ==> 0XF8000B70[13:11] = 0x00000001U */
- /* .. .. ==> MASK : 0x00003800U VAL : 0x00000800U */
- /* .. .. PREF_OPT1 = 0x0 */
- /* .. .. ==> 0XF8000B70[16:14] = 0x00000000U */
- /* .. .. ==> MASK : 0x0001C000U VAL : 0x00000000U */
- /* .. .. PREF_OPT2 = 0x0 */
- /* .. .. ==> 0XF8000B70[19:17] = 0x00000000U */
- /* .. .. ==> MASK : 0x000E0000U VAL : 0x00000000U */
- /* .. .. UPDATE_CONTROL = 0x0 */
- /* .. .. ==> 0XF8000B70[20:20] = 0x00000000U */
- /* .. .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. .. INIT_COMPLETE = 0x0 */
- /* .. .. ==> 0XF8000B70[21:21] = 0x00000000U */
- /* .. .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. .. TST_CLK = 0x0 */
- /* .. .. ==> 0XF8000B70[22:22] = 0x00000000U */
- /* .. .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. .. TST_HLN = 0x0 */
- /* .. .. ==> 0XF8000B70[23:23] = 0x00000000U */
- /* .. .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. .. TST_HLP = 0x0 */
- /* .. .. ==> 0XF8000B70[24:24] = 0x00000000U */
- /* .. .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. .. TST_RST = 0x0 */
- /* .. .. ==> 0XF8000B70[25:25] = 0x00000000U */
- /* .. .. ==> MASK : 0x02000000U VAL : 0x00000000U */
- /* .. .. INT_DCI_EN = 0x0 */
- /* .. .. ==> 0XF8000B70[26:26] = 0x00000000U */
- /* .. .. ==> MASK : 0x04000000U VAL : 0x00000000U */
- /* .. .. */
- EMIT_MASKWRITE(0XF8000B70, 0x07FFFFFFU, 0x00000823U),
- /* .. FINISH: DDRIOB SETTINGS */
- /* .. START: MIO PROGRAMMING */
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000700[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000700[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000700[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000700[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000700[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000700[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000700[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000700[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000700[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000700, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000704[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000704[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000704[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000704[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000704[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000704[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000704[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000704[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000704[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000704, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000708[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000708[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000708[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000708[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000708[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000708[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000708[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000708[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000708[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000708, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800070C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800070C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800070C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800070C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800070C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800070C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800070C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800070C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800070C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800070C, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000710[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000710[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000710[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000710[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000710[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000710[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000710[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000710[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000710[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000710, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000714[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000714[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000714[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000714[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000714[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000714[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000714[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000714[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000714[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000714, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000718[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000718[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000718[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000718[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000718[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000718[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000718[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000718[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000718[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000718, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800071C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800071C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800071C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800071C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800071C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800071C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800071C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800071C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800071C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800071C, 0x00003FFFU, 0x00000600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000720[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000720[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000720[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000720[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000720[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000720[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000720[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000720[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000720[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000720, 0x00003FFFU, 0x00000702U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000724[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000724[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000724[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000724[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000724[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000724[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000724[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000724[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000724[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000724, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000728[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000728[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000728[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000728[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000728[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000728[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000728[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000728[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000728[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000728, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800072C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800072C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800072C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800072C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800072C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800072C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800072C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800072C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800072C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800072C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000730[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000730[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000730[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000730[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000730[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000730[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000730[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000730[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000730[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000730, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000734[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000734[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000734[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000734[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000734[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000734[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000734[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000734[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000734[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000734, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000738[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000738[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000738[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000738[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000738[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF8000738[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF8000738[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF8000738[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000738[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000738, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800073C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800073C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800073C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800073C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800073C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF800073C[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 3 */
- /* .. ==> 0XF800073C[11:9] = 0x00000003U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000600U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF800073C[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800073C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800073C, 0x00003FFFU, 0x00001600U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000740[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000740[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000740[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000740[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000740[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000740[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000740[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000740[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000740[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000740, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000744[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000744[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000744[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000744[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000744[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000744[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000744[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000744[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000744[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000744, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000748[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000748[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000748[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000748[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000748[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000748[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000748[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000748[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000748[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000748, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800074C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800074C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800074C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800074C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800074C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800074C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800074C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800074C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF800074C[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF800074C, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000750[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000750[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000750[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000750[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000750[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000750[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000750[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000750[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000750[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000750, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000754[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000754[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000754[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000754[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000754[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000754[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000754[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000754[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 1 */
- /* .. ==> 0XF8000754[13:13] = 0x00000001U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00002000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000754, 0x00003FFFU, 0x00002902U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000758[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000758[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000758[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000758[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000758[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000758[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000758[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000758[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000758[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000758, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800075C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800075C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800075C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800075C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800075C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800075C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800075C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800075C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800075C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800075C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000760[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000760[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000760[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000760[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000760[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000760[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000760[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000760[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000760[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000760, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000764[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000764[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000764[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000764[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000764[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000764[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000764[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000764[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000764[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000764, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000768[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF8000768[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF8000768[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000768[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000768[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000768[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF8000768[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000768[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000768[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000768, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800076C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 1 */
- /* .. ==> 0XF800076C[1:1] = 0x00000001U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000002U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF800076C[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800076C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800076C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800076C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 4 */
- /* .. ==> 0XF800076C[11:9] = 0x00000004U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000800U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800076C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800076C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800076C, 0x00003FFFU, 0x00000903U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000770[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000770[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000770[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000770[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000770[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000770[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000770[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000770[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000770[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000770, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000774[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000774[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000774[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000774[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000774[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000774[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000774[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000774[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000774[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000774, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000778[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000778[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000778[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000778[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000778[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000778[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000778[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000778[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000778[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000778, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF800077C[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800077C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800077C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800077C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800077C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800077C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800077C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800077C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800077C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800077C, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000780[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000780[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000780[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000780[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000780[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000780[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000780[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000780[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000780[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000780, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000784[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000784[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000784[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000784[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000784[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000784[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000784[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000784[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000784[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000784, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000788[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000788[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000788[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000788[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000788[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000788[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000788[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000788[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000788[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000788, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800078C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800078C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800078C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800078C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800078C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800078C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800078C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800078C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800078C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800078C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF8000790[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000790[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000790[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000790[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000790[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000790[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000790[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000790[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000790[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000790, 0x00003FFFU, 0x00000305U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000794[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000794[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000794[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000794[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000794[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000794[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000794[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000794[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000794[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000794, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF8000798[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF8000798[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF8000798[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF8000798[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF8000798[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF8000798[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF8000798[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF8000798[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF8000798[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000798, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF800079C[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF800079C[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 1 */
- /* .. ==> 0XF800079C[2:2] = 0x00000001U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000004U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF800079C[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF800079C[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 1 */
- /* .. ==> 0XF800079C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF800079C[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF800079C[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF800079C[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF800079C, 0x00003FFFU, 0x00000304U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007A8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007A8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007A8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007A8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007A8[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007A8[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007A8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007A8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007A8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007AC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007AC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007AC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007AC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007AC[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007AC[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007AC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007AC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007AC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B0[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007B4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 1 */
- /* .. ==> 0XF80007B4[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007B4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU, 0x00000380U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007B8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007B8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007B8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007B8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007B8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007B8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007B8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 1 */
- /* .. ==> 0XF80007B8[12:12] = 0x00000001U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00001000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007B8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007B8, 0x00003FFFU, 0x00001200U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007BC[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007BC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007BC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007BC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007BC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007BC, 0x00003F01U, 0x00000201U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C0[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU, 0x000002E0U),
- /* .. TRI_ENABLE = 1 */
- /* .. ==> 0XF80007C4[0:0] = 0x00000001U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000001U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 7 */
- /* .. ==> 0XF80007C4[7:5] = 0x00000007U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x000000E0U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU, 0x000002E1U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007C8[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007C8[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007C8[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007C8[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007C8[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007C8[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007C8[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007C8[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007C8[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007CC[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007CC[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007CC[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007CC[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 0 */
- /* .. ==> 0XF80007CC[7:5] = 0x00000000U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000000U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007CC[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007CC[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007CC[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007CC[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU, 0x00000200U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D0[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D0[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D0[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D0[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D0[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D0[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D0[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D0[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D0[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU, 0x00000280U),
- /* .. TRI_ENABLE = 0 */
- /* .. ==> 0XF80007D4[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. L0_SEL = 0 */
- /* .. ==> 0XF80007D4[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. L1_SEL = 0 */
- /* .. ==> 0XF80007D4[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. L2_SEL = 0 */
- /* .. ==> 0XF80007D4[4:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000018U VAL : 0x00000000U */
- /* .. L3_SEL = 4 */
- /* .. ==> 0XF80007D4[7:5] = 0x00000004U */
- /* .. ==> MASK : 0x000000E0U VAL : 0x00000080U */
- /* .. Speed = 0 */
- /* .. ==> 0XF80007D4[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. IO_Type = 1 */
- /* .. ==> 0XF80007D4[11:9] = 0x00000001U */
- /* .. ==> MASK : 0x00000E00U VAL : 0x00000200U */
- /* .. PULLUP = 0 */
- /* .. ==> 0XF80007D4[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. DisableRcvr = 0 */
- /* .. ==> 0XF80007D4[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU, 0x00000280U),
- /* .. SDIO0_WP_SEL = 55 */
- /* .. ==> 0XF8000830[5:0] = 0x00000037U */
- /* .. ==> MASK : 0x0000003FU VAL : 0x00000037U */
- /* .. SDIO0_CD_SEL = 47 */
- /* .. ==> 0XF8000830[21:16] = 0x0000002FU */
- /* .. ==> MASK : 0x003F0000U VAL : 0x002F0000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000830, 0x003F003FU, 0x002F0037U),
- /* .. FINISH: MIO PROGRAMMING */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_peripherals_init_data_1_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B48[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B48, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B4C[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B4C, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B50[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B50, 0x00000180U, 0x00000180U),
- /* .. IBUF_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[7:7] = 0x00000001U */
- /* .. ==> MASK : 0x00000080U VAL : 0x00000080U */
- /* .. TERM_DISABLE_MODE = 0x1 */
- /* .. ==> 0XF8000B54[8:8] = 0x00000001U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000100U */
- /* .. */
- EMIT_MASKWRITE(0XF8000B54, 0x00000180U, 0x00000180U),
- /* .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* .. START: SRAM/NOR SET OPMODE */
- /* .. FINISH: SRAM/NOR SET OPMODE */
- /* .. START: QSPI REGISTERS */
- /* .. Holdb_dr = 1 */
- /* .. ==> 0XE000D000[19:19] = 0x00000001U */
- /* .. ==> MASK : 0x00080000U VAL : 0x00080000U */
- /* .. */
- EMIT_MASKWRITE(0XE000D000, 0x00080000U, 0x00080000U),
- /* .. FINISH: QSPI REGISTERS */
- /* .. START: PL POWER ON RESET REGISTERS */
- /* .. PCFG_POR_CNT_4K = 0 */
- /* .. ==> 0XF8007000[29:29] = 0x00000000U */
- /* .. ==> MASK : 0x20000000U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8007000, 0x20000000U, 0x00000000U),
- /* .. FINISH: PL POWER ON RESET REGISTERS */
- /* .. START: SMC TIMING CALCULATION REGISTER UPDATE */
- /* .. .. START: NAND SET CYCLE */
- /* .. .. FINISH: NAND SET CYCLE */
- /* .. .. START: OPMODE */
- /* .. .. FINISH: OPMODE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: SRAM/NOR CS0 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS0 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS0 BASE ADDRESS */
- /* .. .. FINISH: NOR CS0 BASE ADDRESS */
- /* .. .. START: SRAM/NOR CS1 SET CYCLE */
- /* .. .. FINISH: SRAM/NOR CS1 SET CYCLE */
- /* .. .. START: DIRECT COMMAND */
- /* .. .. FINISH: DIRECT COMMAND */
- /* .. .. START: NOR CS1 BASE ADDRESS */
- /* .. .. FINISH: NOR CS1 BASE ADDRESS */
- /* .. .. START: USB RESET */
- /* .. .. .. START: USB0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. DIRECTION_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A244[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A244, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. OP_ENABLE_1 = 0x4000 */
- /* .. .. .. .. ==> 0XE000A248[21:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x003FFFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A248, 0x003FFFFFU, 0x00004000U),
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x0 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00000000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00000000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF0000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. MASK_1_LSW = 0xbfff */
- /* .. .. .. .. ==> 0XE000A008[31:16] = 0x0000BFFFU */
- /* .. .. .. .. ==> MASK : 0xFFFF0000U VAL : 0xBFFF0000U */
- /* .. .. .. .. DATA_1_LSW = 0x4000 */
- /* .. .. .. .. ==> 0XE000A008[15:0] = 0x00004000U */
- /* .. .. .. .. ==> MASK : 0x0000FFFFU VAL : 0x00004000U */
- /* .. .. .. .. */
- EMIT_MASKWRITE(0XE000A008, 0xFFFFFFFFU, 0xBFFF4000U),
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB0 RESET */
- /* .. .. .. START: USB1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: USB1 RESET */
- /* .. .. FINISH: USB RESET */
- /* .. .. START: ENET RESET */
- /* .. .. .. START: ENET0 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET0 RESET */
- /* .. .. .. START: ENET1 RESET */
- /* .. .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. .. START: DIR MODE BANK 1 */
- /* .. .. .. .. FINISH: DIR MODE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. .. .. START: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. FINISH: OUTPUT ENABLE BANK 1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: ENET1 RESET */
- /* .. .. FINISH: ENET RESET */
- /* .. .. START: I2C RESET */
- /* .. .. .. START: I2C0 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C0 RESET */
- /* .. .. .. START: I2C1 RESET */
- /* .. .. .. .. START: DIR MODE GPIO BANK0 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK0 */
- /* .. .. .. .. START: DIR MODE GPIO BANK1 */
- /* .. .. .. .. FINISH: DIR MODE GPIO BANK1 */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: OUTPUT ENABLE */
- /* .. .. .. .. FINISH: OUTPUT ENABLE */
- /* .. .. .. .. START: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW LOW BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW LOW BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW LOW BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48] */
- /* .. .. .. .. START: ADD 1 MS DELAY */
- /* .. .. .. .. */
- EMIT_MASKDELAY(0XF8F00200, 1),
- /* .. .. .. .. FINISH: ADD 1 MS DELAY */
- /* .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. .. START: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. FINISH: MASK_DATA_0_MSW HIGH BANK [31:16] */
- /* .. .. .. .. START: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. FINISH: MASK_DATA_1_LSW HIGH BANK [47:32] */
- /* .. .. .. .. START: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. .. FINISH: MASK_DATA_1_MSW HIGH BANK [53:48] */
- /* .. .. .. FINISH: I2C1 RESET */
- /* .. .. FINISH: I2C RESET */
- /* .. .. START: NOR CHIP SELECT */
- /* .. .. .. START: DIR MODE BANK 0 */
- /* .. .. .. FINISH: DIR MODE BANK 0 */
- /* .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. FINISH: MASK_DATA_0_LSW HIGH BANK [15:0] */
- /* .. .. .. START: OUTPUT ENABLE BANK 0 */
- /* .. .. .. FINISH: OUTPUT ENABLE BANK 0 */
- /* .. .. FINISH: NOR CHIP SELECT */
- /* .. FINISH: SMC TIMING CALCULATION REGISTER UPDATE */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- unsigned long ps7_post_config_1_0[] = {
- /* START: top */
- /* .. START: SLCR SETTINGS */
- /* .. UNLOCK_KEY = 0XDF0D */
- /* .. ==> 0XF8000008[15:0] = 0x0000DF0DU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU */
- /* .. */
- EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU, 0x0000DF0DU),
- /* .. FINISH: SLCR SETTINGS */
- /* .. START: ENABLING LEVEL SHIFTER */
- /* .. USER_INP_ICT_EN_0 = 3 */
- /* .. ==> 0XF8000900[1:0] = 0x00000003U */
- /* .. ==> MASK : 0x00000003U VAL : 0x00000003U */
- /* .. USER_INP_ICT_EN_1 = 3 */
- /* .. ==> 0XF8000900[3:2] = 0x00000003U */
- /* .. ==> MASK : 0x0000000CU VAL : 0x0000000CU */
- /* .. */
- EMIT_MASKWRITE(0XF8000900, 0x0000000FU, 0x0000000FU),
- /* .. FINISH: ENABLING LEVEL SHIFTER */
- /* .. START: FPGA RESETS TO 0 */
- /* .. reserved_3 = 0 */
- /* .. ==> 0XF8000240[31:25] = 0x00000000U */
- /* .. ==> MASK : 0xFE000000U VAL : 0x00000000U */
- /* .. FPGA_ACP_RST = 0 */
- /* .. ==> 0XF8000240[24:24] = 0x00000000U */
- /* .. ==> MASK : 0x01000000U VAL : 0x00000000U */
- /* .. FPGA_AXDS3_RST = 0 */
- /* .. ==> 0XF8000240[23:23] = 0x00000000U */
- /* .. ==> MASK : 0x00800000U VAL : 0x00000000U */
- /* .. FPGA_AXDS2_RST = 0 */
- /* .. ==> 0XF8000240[22:22] = 0x00000000U */
- /* .. ==> MASK : 0x00400000U VAL : 0x00000000U */
- /* .. FPGA_AXDS1_RST = 0 */
- /* .. ==> 0XF8000240[21:21] = 0x00000000U */
- /* .. ==> MASK : 0x00200000U VAL : 0x00000000U */
- /* .. FPGA_AXDS0_RST = 0 */
- /* .. ==> 0XF8000240[20:20] = 0x00000000U */
- /* .. ==> MASK : 0x00100000U VAL : 0x00000000U */
- /* .. reserved_2 = 0 */
- /* .. ==> 0XF8000240[19:18] = 0x00000000U */
- /* .. ==> MASK : 0x000C0000U VAL : 0x00000000U */
- /* .. FSSW1_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[17:17] = 0x00000000U */
- /* .. ==> MASK : 0x00020000U VAL : 0x00000000U */
- /* .. FSSW0_FPGA_RST = 0 */
- /* .. ==> 0XF8000240[16:16] = 0x00000000U */
- /* .. ==> MASK : 0x00010000U VAL : 0x00000000U */
- /* .. reserved_1 = 0 */
- /* .. ==> 0XF8000240[15:14] = 0x00000000U */
- /* .. ==> MASK : 0x0000C000U VAL : 0x00000000U */
- /* .. FPGA_FMSW1_RST = 0 */
- /* .. ==> 0XF8000240[13:13] = 0x00000000U */
- /* .. ==> MASK : 0x00002000U VAL : 0x00000000U */
- /* .. FPGA_FMSW0_RST = 0 */
- /* .. ==> 0XF8000240[12:12] = 0x00000000U */
- /* .. ==> MASK : 0x00001000U VAL : 0x00000000U */
- /* .. FPGA_DMA3_RST = 0 */
- /* .. ==> 0XF8000240[11:11] = 0x00000000U */
- /* .. ==> MASK : 0x00000800U VAL : 0x00000000U */
- /* .. FPGA_DMA2_RST = 0 */
- /* .. ==> 0XF8000240[10:10] = 0x00000000U */
- /* .. ==> MASK : 0x00000400U VAL : 0x00000000U */
- /* .. FPGA_DMA1_RST = 0 */
- /* .. ==> 0XF8000240[9:9] = 0x00000000U */
- /* .. ==> MASK : 0x00000200U VAL : 0x00000000U */
- /* .. FPGA_DMA0_RST = 0 */
- /* .. ==> 0XF8000240[8:8] = 0x00000000U */
- /* .. ==> MASK : 0x00000100U VAL : 0x00000000U */
- /* .. reserved = 0 */
- /* .. ==> 0XF8000240[7:4] = 0x00000000U */
- /* .. ==> MASK : 0x000000F0U VAL : 0x00000000U */
- /* .. FPGA3_OUT_RST = 0 */
- /* .. ==> 0XF8000240[3:3] = 0x00000000U */
- /* .. ==> MASK : 0x00000008U VAL : 0x00000000U */
- /* .. FPGA2_OUT_RST = 0 */
- /* .. ==> 0XF8000240[2:2] = 0x00000000U */
- /* .. ==> MASK : 0x00000004U VAL : 0x00000000U */
- /* .. FPGA1_OUT_RST = 0 */
- /* .. ==> 0XF8000240[1:1] = 0x00000000U */
- /* .. ==> MASK : 0x00000002U VAL : 0x00000000U */
- /* .. FPGA0_OUT_RST = 0 */
- /* .. ==> 0XF8000240[0:0] = 0x00000000U */
- /* .. ==> MASK : 0x00000001U VAL : 0x00000000U */
- /* .. */
- EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU, 0x00000000U),
- /* .. FINISH: FPGA RESETS TO 0 */
- /* .. START: AFI REGISTERS */
- /* .. .. START: AFI0 REGISTERS */
- /* .. .. FINISH: AFI0 REGISTERS */
- /* .. .. START: AFI1 REGISTERS */
- /* .. .. FINISH: AFI1 REGISTERS */
- /* .. .. START: AFI2 REGISTERS */
- /* .. .. FINISH: AFI2 REGISTERS */
- /* .. .. START: AFI3 REGISTERS */
- /* .. .. FINISH: AFI3 REGISTERS */
- /* .. FINISH: AFI REGISTERS */
- /* .. START: LOCK IT BACK */
- /* .. LOCK_KEY = 0X767B */
- /* .. ==> 0XF8000004[15:0] = 0x0000767BU */
- /* .. ==> MASK : 0x0000FFFFU VAL : 0x0000767BU */
- /* .. */
- EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU, 0x0000767BU),
- /* .. FINISH: LOCK IT BACK */
- /* FINISH: top */
- /* */
- EMIT_EXIT(),
- /* */
- };
- #include "xil_io.h"
- unsigned long *ps7_mio_init_data = ps7_mio_init_data_3_0;
- unsigned long *ps7_pll_init_data = ps7_pll_init_data_3_0;
- unsigned long *ps7_clock_init_data = ps7_clock_init_data_3_0;
- unsigned long *ps7_ddr_init_data = ps7_ddr_init_data_3_0;
- unsigned long *ps7_peripherals_init_data = ps7_peripherals_init_data_3_0;
- int ps7_post_config(void)
- {
- /* Get the PS_VERSION on run time */
- unsigned long si_ver = ps7GetSiliconVersion();
- int ret = -1;
- if (si_ver == PCW_SILICON_VERSION_1) {
- ret = ps7_config(ps7_post_config_1_0);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- } else if (si_ver == PCW_SILICON_VERSION_2) {
- ret = ps7_config(ps7_post_config_2_0);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- } else {
- ret = ps7_config(ps7_post_config_3_0);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- }
- return PS7_INIT_SUCCESS;
- }
- int ps7_init(void)
- {
- /* Get the PS_VERSION on run time */
- unsigned long si_ver = ps7GetSiliconVersion();
- int ret;
- /*int pcw_ver = 0; */
- if (si_ver == PCW_SILICON_VERSION_1) {
- ps7_mio_init_data = ps7_mio_init_data_1_0;
- ps7_pll_init_data = ps7_pll_init_data_1_0;
- ps7_clock_init_data = ps7_clock_init_data_1_0;
- ps7_ddr_init_data = ps7_ddr_init_data_1_0;
- ps7_peripherals_init_data = ps7_peripherals_init_data_1_0;
- /*pcw_ver = 1; */
- } else if (si_ver == PCW_SILICON_VERSION_2) {
- ps7_mio_init_data = ps7_mio_init_data_2_0;
- ps7_pll_init_data = ps7_pll_init_data_2_0;
- ps7_clock_init_data = ps7_clock_init_data_2_0;
- ps7_ddr_init_data = ps7_ddr_init_data_2_0;
- ps7_peripherals_init_data = ps7_peripherals_init_data_2_0;
- /*pcw_ver = 2; */
- } else {
- ps7_mio_init_data = ps7_mio_init_data_3_0;
- ps7_pll_init_data = ps7_pll_init_data_3_0;
- ps7_clock_init_data = ps7_clock_init_data_3_0;
- ps7_ddr_init_data = ps7_ddr_init_data_3_0;
- ps7_peripherals_init_data = ps7_peripherals_init_data_3_0;
- /*pcw_ver = 3; */
- }
- /* MIO init */
- ret = ps7_config(ps7_mio_init_data);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- /* PLL init */
- ret = ps7_config(ps7_pll_init_data);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- /* Clock init */
- ret = ps7_config(ps7_clock_init_data);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- /* DDR init */
- ret = ps7_config(ps7_ddr_init_data);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- /* Peripherals init */
- ret = ps7_config(ps7_peripherals_init_data);
- if (ret != PS7_INIT_SUCCESS)
- return ret;
- return PS7_INIT_SUCCESS;
- }
|