bcm68360_nand.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. // SPDX-License-Identifier: GPL-2.0+
  2. #include <common.h>
  3. #include <asm/io.h>
  4. #include <memalign.h>
  5. #include <nand.h>
  6. #include <linux/bitops.h>
  7. #include <linux/errno.h>
  8. #include <linux/io.h>
  9. #include <linux/ioport.h>
  10. #include <dm.h>
  11. #include "brcmnand.h"
  12. struct bcm68360_nand_soc {
  13. struct brcmnand_soc soc;
  14. void __iomem *base;
  15. };
  16. #define BCM68360_NAND_INT 0x00
  17. #define BCM68360_NAND_STATUS_SHIFT 0
  18. #define BCM68360_NAND_STATUS_MASK (0xfff << BCM68360_NAND_STATUS_SHIFT)
  19. #define BCM68360_NAND_INT_EN 0x04
  20. #define BCM68360_NAND_ENABLE_SHIFT 0
  21. #define BCM68360_NAND_ENABLE_MASK (0xffff << BCM68360_NAND_ENABLE_SHIFT)
  22. enum {
  23. BCM68360_NP_READ = BIT(0),
  24. BCM68360_BLOCK_ERASE = BIT(1),
  25. BCM68360_COPY_BACK = BIT(2),
  26. BCM68360_PAGE_PGM = BIT(3),
  27. BCM68360_CTRL_READY = BIT(4),
  28. BCM68360_DEV_RBPIN = BIT(5),
  29. BCM68360_ECC_ERR_UNC = BIT(6),
  30. BCM68360_ECC_ERR_CORR = BIT(7),
  31. };
  32. static bool bcm68360_nand_intc_ack(struct brcmnand_soc *soc)
  33. {
  34. struct bcm68360_nand_soc *priv =
  35. container_of(soc, struct bcm68360_nand_soc, soc);
  36. void __iomem *mmio = priv->base + BCM68360_NAND_INT;
  37. u32 val = brcmnand_readl(mmio);
  38. if (val & (BCM68360_CTRL_READY << BCM68360_NAND_STATUS_SHIFT)) {
  39. /* Ack interrupt */
  40. val &= ~BCM68360_NAND_STATUS_MASK;
  41. val |= BCM68360_CTRL_READY << BCM68360_NAND_STATUS_SHIFT;
  42. brcmnand_writel(val, mmio);
  43. return true;
  44. }
  45. return false;
  46. }
  47. static void bcm68360_nand_intc_set(struct brcmnand_soc *soc, bool en)
  48. {
  49. struct bcm68360_nand_soc *priv =
  50. container_of(soc, struct bcm68360_nand_soc, soc);
  51. void __iomem *mmio = priv->base + BCM68360_NAND_INT_EN;
  52. u32 val = brcmnand_readl(mmio);
  53. /* Don't ack any interrupts */
  54. val &= ~BCM68360_NAND_STATUS_MASK;
  55. if (en)
  56. val |= BCM68360_CTRL_READY << BCM68360_NAND_ENABLE_SHIFT;
  57. else
  58. val &= ~(BCM68360_CTRL_READY << BCM68360_NAND_ENABLE_SHIFT);
  59. brcmnand_writel(val, mmio);
  60. }
  61. static int bcm68360_nand_probe(struct udevice *dev)
  62. {
  63. struct udevice *pdev = dev;
  64. struct bcm68360_nand_soc *priv = dev_get_priv(dev);
  65. struct brcmnand_soc *soc;
  66. struct resource res;
  67. soc = &priv->soc;
  68. dev_read_resource_byname(pdev, "nand-int-base", &res);
  69. priv->base = devm_ioremap(dev, res.start, resource_size(&res));
  70. if (IS_ERR(priv->base))
  71. return PTR_ERR(priv->base);
  72. soc->ctlrdy_ack = bcm68360_nand_intc_ack;
  73. soc->ctlrdy_set_enabled = bcm68360_nand_intc_set;
  74. /* Disable and ack all interrupts */
  75. brcmnand_writel(0, priv->base + BCM68360_NAND_INT_EN);
  76. brcmnand_writel(0, priv->base + BCM68360_NAND_INT);
  77. return brcmnand_probe(pdev, soc);
  78. }
  79. static const struct udevice_id bcm68360_nand_dt_ids[] = {
  80. {
  81. .compatible = "brcm,nand-bcm68360",
  82. },
  83. { /* sentinel */ }
  84. };
  85. U_BOOT_DRIVER(bcm68360_nand) = {
  86. .name = "bcm68360-nand",
  87. .id = UCLASS_MTD,
  88. .of_match = bcm68360_nand_dt_ids,
  89. .probe = bcm68360_nand_probe,
  90. .priv_auto = sizeof(struct bcm68360_nand_soc),
  91. };
  92. void board_nand_init(void)
  93. {
  94. struct udevice *dev;
  95. int ret;
  96. ret = uclass_get_device_by_driver(UCLASS_MTD,
  97. DM_DRIVER_GET(bcm68360_nand), &dev);
  98. if (ret && ret != -ENODEV)
  99. pr_err("Failed to initialize %s. (error %d)\n", dev->name,
  100. ret);
  101. }