clk-imx8.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright 2018 NXP
  4. * Peng Fan <peng.fan@nxp.com>
  5. */
  6. #include <common.h>
  7. #include <clk-uclass.h>
  8. #include <dm.h>
  9. #include <log.h>
  10. #include <malloc.h>
  11. #include <asm/arch/sci/sci.h>
  12. #include <asm/arch/clock.h>
  13. #include <dt-bindings/clock/imx8qxp-clock.h>
  14. #include <dt-bindings/soc/imx_rsrc.h>
  15. #include <misc.h>
  16. #include "clk-imx8.h"
  17. __weak ulong imx8_clk_get_rate(struct clk *clk)
  18. {
  19. return 0;
  20. }
  21. __weak ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate)
  22. {
  23. return 0;
  24. }
  25. __weak int __imx8_clk_enable(struct clk *clk, bool enable)
  26. {
  27. return -ENOTSUPP;
  28. }
  29. static int imx8_clk_disable(struct clk *clk)
  30. {
  31. return __imx8_clk_enable(clk, 0);
  32. }
  33. static int imx8_clk_enable(struct clk *clk)
  34. {
  35. return __imx8_clk_enable(clk, 1);
  36. }
  37. #if CONFIG_IS_ENABLED(CMD_CLK)
  38. int soc_clk_dump(void)
  39. {
  40. struct udevice *dev;
  41. struct clk clk;
  42. unsigned long rate;
  43. int i, ret;
  44. ret = uclass_get_device_by_driver(UCLASS_CLK,
  45. DM_DRIVER_GET(imx8_clk), &dev);
  46. if (ret)
  47. return ret;
  48. printf("Clk\t\tHz\n");
  49. for (i = 0; i < num_clks; i++) {
  50. clk.id = imx8_clk_names[i].id;
  51. ret = clk_request(dev, &clk);
  52. if (ret < 0) {
  53. debug("%s clk_request() failed: %d\n", __func__, ret);
  54. continue;
  55. }
  56. ret = clk_get_rate(&clk);
  57. rate = ret;
  58. clk_free(&clk);
  59. if (ret == -ENOTSUPP) {
  60. printf("clk ID %lu not supported yet\n",
  61. imx8_clk_names[i].id);
  62. continue;
  63. }
  64. if (ret < 0) {
  65. printf("%s %lu: get_rate err: %d\n",
  66. __func__, imx8_clk_names[i].id, ret);
  67. continue;
  68. }
  69. printf("%s(%3lu):\t%lu\n",
  70. imx8_clk_names[i].name, imx8_clk_names[i].id, rate);
  71. }
  72. return 0;
  73. }
  74. #endif
  75. static struct clk_ops imx8_clk_ops = {
  76. .set_rate = imx8_clk_set_rate,
  77. .get_rate = imx8_clk_get_rate,
  78. .enable = imx8_clk_enable,
  79. .disable = imx8_clk_disable,
  80. };
  81. static int imx8_clk_probe(struct udevice *dev)
  82. {
  83. return 0;
  84. }
  85. static const struct udevice_id imx8_clk_ids[] = {
  86. { .compatible = "fsl,imx8qxp-clk" },
  87. { .compatible = "fsl,imx8qm-clk" },
  88. { },
  89. };
  90. U_BOOT_DRIVER(imx8_clk) = {
  91. .name = "clk_imx8",
  92. .id = UCLASS_CLK,
  93. .of_match = imx8_clk_ids,
  94. .ops = &imx8_clk_ops,
  95. .probe = imx8_clk_probe,
  96. .flags = DM_FLAG_PRE_RELOC,
  97. };